Serdes pll feedback is now cancelling the clock path delay.
See UG382 Spartan-6 FPGA Clocking Resources page 33.