hdl: add option to select between 2xBUFIO2 or PLL+BUFPLL for the ADC serdes.
The new scheme (2x BUFIO2) is causing some routing troubles on the SVEC when WR is also present, so we provide a generic that allows to use the previous clocking scheme as well.
Showing
Please
register
or
sign in
to comment