Skip to content
GitLab
Explore
Sign in
Projects
FMC ADC 100M 14b 4cha - Testing
Repository
fmc-adc-100m14b4cha-tst
test
fmcadc100m14b4cha
python
test28.py
Find file
Blame
History
Permalink
test28: Optimise ddr clear, converts raw data to volts for every dma.
· c9145287
Matthieu Cattin
authored
Mar 15, 2013
Instead of doing it at the end after all dma.
c9145287