Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC ADC 100M 14b 4cha - Testing
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
1
Issues
1
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC ADC 100M 14b 4cha - Testing
Commits
d61cb79d
Commit
d61cb79d
authored
Mar 28, 2013
by
Matthieu Cattin
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
test28: Add configuration constant for acq plot.
parent
77f77b81
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
6 additions
and
2 deletions
+6
-2
test28.py
test/fmcadc100m14b4cha/python/test28.py
+6
-2
No files found.
test/fmcadc100m14b4cha/python/test28.py
View file @
d61cb79d
...
...
@@ -51,8 +51,11 @@ test28: Long term test
################################################################################
TEST_NB
=
28
# Configuration
LOAD_BITSTREAM
=
True
PLOT_ACQ
=
True
# Gateware
LOAD_BITSTREAM
=
False
FMC_ADC_BITSTREAM
=
'../firmwares/spec_fmcadc100m14b4cha.bin'
EXPECTED_BITSTREAM_TYPE
=
0x0
...
...
@@ -682,7 +685,8 @@ def main (default_directory='.'):
#trig_thres = signed2hex(volt2digital_without_offset(trig_thres, fs, ADC_NBITS))
#print("trig thres:0x%04X, data@trig: 0x%04X"%(trig_thres, acq_data_ch[acq_pre_trig_samples]))
#plot_all(acq_data, max(acq_data), trig_thres, acq_pre_trig_samples)
if
PLOT_ACQ
:
plot_all
(
acq_data
,
max
(
acq_data
),
trig_thres
,
acq_pre_trig_samples
)
sys
.
exit
()
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment