Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC ADC 100M 14b 4cha
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC ADC 100M 14b 4cha
Commits
3890daaf
Commit
3890daaf
authored
Jul 04, 2013
by
Matthieu Cattin
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
hdl: Rename top level fmc slot ports to be compatible with the svec (2 fmc slots).
parent
54eef437
Expand all
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
228 additions
and
227 deletions
+228
-227
spec_top_fmc_adc_100Ms.vhd
hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd
+78
-77
spec_top_fmc_adc_100Ms.ucf
hdl/spec/spec_top_fmc_adc_100Ms.ucf
+150
-150
No files found.
hdl/spec/rtl/spec_top_fmc_adc_100Ms.vhd
View file @
3890daaf
...
...
@@ -121,45 +121,46 @@ entity spec_top_fmc_adc_100Ms is
DDR3_RZQ
:
inout
std_logic
;
-- FMC slot
ext_trigger_p_i
:
in
std_logic
;
-- External trigger
ext_trigger_n_i
:
in
std_logic
;
adc_dco_p_i
:
in
std_logic
;
-- ADC data clock
adc_dco_n_i
:
in
std_logic
;
adc_fr_p_i
:
in
std_logic
;
-- ADC frame start
adc_fr_n_i
:
in
std_logic
;
adc_outa_p_i
:
in
std_logic_vector
(
3
downto
0
);
-- ADC serial data (odd bits)
adc_outa_n_i
:
in
std_logic_vector
(
3
downto
0
);
adc_outb_p_i
:
in
std_logic_vector
(
3
downto
0
);
-- ADC serial data (even bits)
adc_outb_n_i
:
in
std_logic_vector
(
3
downto
0
);
spi_din_i
:
in
std_logic
;
-- SPI data from FMC
spi_dout_o
:
out
std_logic
;
-- SPI data to FMC
spi_sck_o
:
out
std_logic
;
-- SPI clock
spi_cs_adc_n_o
:
out
std_logic
;
-- SPI ADC chip select (active low)
spi_cs_dac1_n_o
:
out
std_logic
;
-- SPI channel 1 offset DAC chip select (active low)
spi_cs_dac2_n_o
:
out
std_logic
;
-- SPI channel 2 offset DAC chip select (active low)
spi_cs_dac3_n_o
:
out
std_logic
;
-- SPI channel 3 offset DAC chip select (active low)
spi_cs_dac4_n_o
:
out
std_logic
;
-- SPI channel 4 offset DAC chip select (active low)
gpio_dac_clr_n_o
:
out
std_logic
;
-- offset DACs clear (active low)
gpio_led_acq_o
:
out
std_logic
;
-- Mezzanine front panel power LED (PWR)
gpio_led_trig_o
:
out
std_logic
;
-- Mezzanine front panel trigger LED (TRIG)
gpio_ssr_ch1_o
:
out
std_logic_vector
(
6
downto
0
);
-- Channel 1 solid state relays control
gpio_ssr_ch2_o
:
out
std_logic_vector
(
6
downto
0
);
-- Channel 2 solid state relays control
gpio_ssr_ch3_o
:
out
std_logic_vector
(
6
downto
0
);
-- Channel 3 solid state relays control
gpio_ssr_ch4_o
:
out
std_logic_vector
(
6
downto
0
);
-- Channel 4 solid state relays control
gpio_si570_oe_o
:
out
std_logic
;
-- Si570 (programmable oscillator) output enable
si570_scl_b
:
inout
std_logic
;
-- I2C bus clock (Si570)
si570_sda_b
:
inout
std_logic
;
-- I2C bus data (Si570)
mezz_one_wire_b
:
inout
std_logic
;
-- Mezzanine 1-wire interface (DS18B20 thermometer + unique ID)
prsnt_m2c_n_i
:
in
std_logic
;
-- Mezzanine present (active low)
sys_scl_b
:
inout
std_logic
;
-- Mezzanine system I2C clock (EEPROM)
sys_sda_b
:
inout
std_logic
-- Mezzanine system I2C data (EEPROM)
adc0_ext_trigger_p_i
:
in
std_logic
;
-- External trigger
adc0_ext_trigger_n_i
:
in
std_logic
;
adc0_dco_p_i
:
in
std_logic
;
-- ADC data clock
adc0_dco_n_i
:
in
std_logic
;
adc0_fr_p_i
:
in
std_logic
;
-- ADC frame start
adc0_fr_n_i
:
in
std_logic
;
adc0_outa_p_i
:
in
std_logic_vector
(
3
downto
0
);
-- ADC serial data (odd bits)
adc0_outa_n_i
:
in
std_logic_vector
(
3
downto
0
);
adc0_outb_p_i
:
in
std_logic_vector
(
3
downto
0
);
-- ADC serial data (even bits)
adc0_outb_n_i
:
in
std_logic_vector
(
3
downto
0
);
adc0_spi_din_i
:
in
std_logic
;
-- SPI data from FMC
adc0_spi_dout_o
:
out
std_logic
;
-- SPI data to FMC
adc0_spi_sck_o
:
out
std_logic
;
-- SPI clock
adc0_spi_cs_adc_n_o
:
out
std_logic
;
-- SPI ADC chip select (active low)
adc0_spi_cs_dac1_n_o
:
out
std_logic
;
-- SPI channel 1 offset DAC chip select (active low)
adc0_spi_cs_dac2_n_o
:
out
std_logic
;
-- SPI channel 2 offset DAC chip select (active low)
adc0_spi_cs_dac3_n_o
:
out
std_logic
;
-- SPI channel 3 offset DAC chip select (active low)
adc0_spi_cs_dac4_n_o
:
out
std_logic
;
-- SPI channel 4 offset DAC chip select (active low)
adc0_gpio_dac_clr_n_o
:
out
std_logic
;
-- offset DACs clear (active low)
adc0_gpio_led_acq_o
:
out
std_logic
;
-- Mezzanine front panel power LED (PWR)
adc0_gpio_led_trig_o
:
out
std_logic
;
-- Mezzanine front panel trigger LED (TRIG)
adc0_gpio_ssr_ch1_o
:
out
std_logic_vector
(
6
downto
0
);
-- Channel 1 solid state relays control
adc0_gpio_ssr_ch2_o
:
out
std_logic_vector
(
6
downto
0
);
-- Channel 2 solid state relays control
adc0_gpio_ssr_ch3_o
:
out
std_logic_vector
(
6
downto
0
);
-- Channel 3 solid state relays control
adc0_gpio_ssr_ch4_o
:
out
std_logic_vector
(
6
downto
0
);
-- Channel 4 solid state relays control
adc0_gpio_si570_oe_o
:
out
std_logic
;
-- Si570 (programmable oscillator) output enable
adc0_si570_scl_b
:
inout
std_logic
;
-- I2C bus clock (Si570)
adc0_si570_sda_b
:
inout
std_logic
;
-- I2C bus data (Si570)
adc0_one_wire_b
:
inout
std_logic
;
-- Mezzanine 1-wire interface (DS18B20 thermometer + unique ID)
-- FMC slot management
fmc0_prsnt_m2c_n_i
:
in
std_logic
;
-- Mezzanine present (active low)
fmc0_sys_scl_b
:
inout
std_logic
;
-- Mezzanine system I2C clock (EEPROM)
fmc0_sys_sda_b
:
inout
std_logic
-- Mezzanine system I2C data (EEPROM)
);
end
spec_top_fmc_adc_100Ms
;
...
...
@@ -720,7 +721,7 @@ begin
carrier_csr_carrier_pcb_rev_i
=>
pcb_ver_i
,
carrier_csr_carrier_reserved_i
=>
X"000"
,
carrier_csr_carrier_type_i
=>
c_CARRIER_TYPE
,
carrier_csr_stat_fmc_pres_i
=>
prsnt_m2c_n_i
,
carrier_csr_stat_fmc_pres_i
=>
fmc0_
prsnt_m2c_n_i
,
carrier_csr_stat_p2l_pll_lck_i
=>
p2l_pll_locked
,
carrier_csr_stat_sys_pll_lck_i
=>
sys_clk_pll_locked
,
carrier_csr_stat_ddr3_cal_done_i
=>
ddr3_calib_done
,
...
...
@@ -892,43 +893,43 @@ begin
acq_stop_p_o
=>
acq_stop_p
,
acq_end_p_o
=>
acq_end_p
,
ext_trigger_p_i
=>
ext_trigger_p_i
,
ext_trigger_n_i
=>
ext_trigger_n_i
,
adc_dco_p_i
=>
adc_dco_p_i
,
adc_dco_n_i
=>
adc_dco_n_i
,
adc_fr_p_i
=>
adc_fr_p_i
,
adc_fr_n_i
=>
adc_fr_n_i
,
adc_outa_p_i
=>
adc_outa_p_i
,
adc_outa_n_i
=>
adc_outa_n_i
,
adc_outb_p_i
=>
adc_outb_p_i
,
adc_outb_n_i
=>
adc_outb_n_i
,
gpio_dac_clr_n_o
=>
gpio_dac_clr_n_o
,
gpio_led_acq_o
=>
gpio_led_acq_o
,
gpio_led_trig_o
=>
gpio_led_trig_o
,
gpio_ssr_ch1_o
=>
gpio_ssr_ch1_o
,
gpio_ssr_ch2_o
=>
gpio_ssr_ch2_o
,
gpio_ssr_ch3_o
=>
gpio_ssr_ch3_o
,
gpio_ssr_ch4_o
=>
gpio_ssr_ch4_o
,
gpio_si570_oe_o
=>
gpio_si570_oe_o
,
spi_din_i
=>
spi_din_i
,
spi_dout_o
=>
spi_dout_o
,
spi_sck_o
=>
spi_sck_o
,
spi_cs_adc_n_o
=>
spi_cs_adc_n_o
,
spi_cs_dac1_n_o
=>
spi_cs_dac1_n_o
,
spi_cs_dac2_n_o
=>
spi_cs_dac2_n_o
,
spi_cs_dac3_n_o
=>
spi_cs_dac3_n_o
,
spi_cs_dac4_n_o
=>
spi_cs_dac4_n_o
,
si570_scl_b
=>
si570_scl_b
,
si570_sda_b
=>
si570_sda_b
,
mezz_one_wire_b
=>
mezz
_one_wire_b
,
sys_scl_b
=>
sys_scl_b
,
sys_sda_b
=>
sys_sda_b
ext_trigger_p_i
=>
adc0_
ext_trigger_p_i
,
ext_trigger_n_i
=>
adc0_
ext_trigger_n_i
,
adc_dco_p_i
=>
adc
0
_dco_p_i
,
adc_dco_n_i
=>
adc
0
_dco_n_i
,
adc_fr_p_i
=>
adc
0
_fr_p_i
,
adc_fr_n_i
=>
adc
0
_fr_n_i
,
adc_outa_p_i
=>
adc
0
_outa_p_i
,
adc_outa_n_i
=>
adc
0
_outa_n_i
,
adc_outb_p_i
=>
adc
0
_outb_p_i
,
adc_outb_n_i
=>
adc
0
_outb_n_i
,
gpio_dac_clr_n_o
=>
adc0_
gpio_dac_clr_n_o
,
gpio_led_acq_o
=>
adc0_
gpio_led_acq_o
,
gpio_led_trig_o
=>
adc0_
gpio_led_trig_o
,
gpio_ssr_ch1_o
=>
adc0_
gpio_ssr_ch1_o
,
gpio_ssr_ch2_o
=>
adc0_
gpio_ssr_ch2_o
,
gpio_ssr_ch3_o
=>
adc0_
gpio_ssr_ch3_o
,
gpio_ssr_ch4_o
=>
adc0_
gpio_ssr_ch4_o
,
gpio_si570_oe_o
=>
adc0_
gpio_si570_oe_o
,
spi_din_i
=>
adc0_
spi_din_i
,
spi_dout_o
=>
adc0_
spi_dout_o
,
spi_sck_o
=>
adc0_
spi_sck_o
,
spi_cs_adc_n_o
=>
adc0_
spi_cs_adc_n_o
,
spi_cs_dac1_n_o
=>
adc0_
spi_cs_dac1_n_o
,
spi_cs_dac2_n_o
=>
adc0_
spi_cs_dac2_n_o
,
spi_cs_dac3_n_o
=>
adc0_
spi_cs_dac3_n_o
,
spi_cs_dac4_n_o
=>
adc0_
spi_cs_dac4_n_o
,
si570_scl_b
=>
adc0_
si570_scl_b
,
si570_sda_b
=>
adc0_
si570_sda_b
,
mezz_one_wire_b
=>
adc0
_one_wire_b
,
sys_scl_b
=>
fmc0_
sys_scl_b
,
sys_sda_b
=>
fmc0_
sys_sda_b
);
-- Unused wishbone signals
...
...
hdl/spec/spec_top_fmc_adc_100Ms.ucf
View file @
3890daaf
This diff is collapsed.
Click to expand it.
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment