Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC DEL 1ns 4cha
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
2
Issues
2
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC DEL 1ns 4cha
Commits
f4ad16ac
Commit
f4ad16ac
authored
Feb 26, 2012
by
Tomasz Wlostowski
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
removed fd_ts_normalizer (no longer used)
parent
47b7c000
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
0 additions
and
80 deletions
+0
-80
fd_ts_normalizer.vhd
hdl/rtl/fd_ts_normalizer.vhd
+0
-80
No files found.
hdl/rtl/fd_ts_normalizer.vhd
deleted
100644 → 0
View file @
47b7c000
library
ieee
;
use
ieee
.
std_logic_1164
.
all
;
entity
fd_ts_normalizer
is
generic
(
-- sizes of the respective bitfields
g_frac_bits
:
integer
:
=
12
;
g_coarse_bits
:
integer
:
=
28
;
g_utc_bits
:
integer
:
=
32
;
-- upper bound of the coarse part
g_coarse_range
:
integer
:
=
125000000
);
port
(
clk_i
:
in
std_logic
;
rst_n_i
:
in
std_logic
;
valid_i
:
in
std_logic
;
utc_i
:
in
std_logic_vector
(
g_utc_bits
-1
downto
0
);
coarse_i
:
in
std_logic_vector
(
g_coarse_bits
-1
downto
0
);
frac_i
:
in
std_logic_vector
(
g_frac_bits
-1
downto
0
);
valid_o
:
out
std_logic
;
utc_o
:
out
std_logic_vector
(
g_utc_bits
-1
downto
0
);
coarse_o
:
out
std_logic_vector
(
g_coarse_bits
-1
downto
0
);
frac_o
:
out
std_logic_vector
(
g_frac_bits
-1
downto
0
)
);
end
fd_ts_normalizer
;
architecture
wrapper
of
fd_ts_normalizer
is
component
fd_ts_adder
generic
(
g_frac_bits
:
integer
;
g_coarse_bits
:
integer
;
g_utc_bits
:
integer
;
g_coarse_range
:
integer
);
port
(
clk_i
:
in
std_logic
;
rst_n_i
:
in
std_logic
;
valid_i
:
in
std_logic
;
a_utc_i
:
in
std_logic_vector
(
g_utc_bits
-1
downto
0
);
a_coarse_i
:
in
std_logic_vector
(
g_coarse_bits
-1
downto
0
);
a_frac_i
:
in
std_logic_vector
(
g_frac_bits
-1
downto
0
);
b_utc_i
:
in
std_logic_vector
(
g_utc_bits
-1
downto
0
);
b_coarse_i
:
in
std_logic_vector
(
g_coarse_bits
-1
downto
0
);
b_frac_i
:
in
std_logic_vector
(
g_frac_bits
-1
downto
0
);
valid_o
:
out
std_logic
;
q_utc_o
:
out
std_logic_vector
(
g_utc_bits
-1
downto
0
);
q_coarse_o
:
out
std_logic_vector
(
g_coarse_bits
-1
downto
0
);
q_frac_o
:
out
std_logic_vector
(
g_frac_bits
-1
downto
0
));
end
component
;
begin
U_TS_Adder
:
fd_ts_adder
generic
map
(
g_frac_bits
=>
g_frac_bits
,
g_coarse_bits
=>
g_coarse_bits
,
g_utc_bits
=>
g_utc_bits
,
g_coarse_range
=>
g_coarse_range
)
port
map
(
clk_i
=>
clk_i
,
rst_n_i
=>
rst_n_i
,
valid_i
=>
valid_i
,
a_utc_i
=>
utc_i
,
a_coarse_i
=>
coarse_i
,
a_frac_i
=>
frac_i
,
b_utc_i
=>
(
others
=>
'0'
),
b_coarse_i
=>
(
others
=>
'0'
),
b_frac_i
=>
(
others
=>
'0'
),
valid_o
=>
valid_o
,
q_utc_o
=>
utc_o
,
q_coarse_o
=>
coarse_o
,
q_frac_o
=>
frac_o
);
end
wrapper
;
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment