-
Tomasz Wlostowski authored
added WR timecode input and aux clock PLL control signals. Changed SPI core to custom module with hw arbitration of the PLL DAC access
5598a946
Name |
Last commit
|
Last update |
---|---|---|
.. | ||
include | ||
rtl | ||
syn/spec_1_1 | ||
testbench | ||
top/spec_1_1 | ||
.gitignore |