Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC DIO 5ch TTL a
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
6
Issues
6
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC DIO 5ch TTL a
Commits
5b128f23
Commit
5b128f23
authored
Mar 28, 2019
by
Miguel Jimenez Lopez
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
hdl: Modify wr_dio testbench.
parent
94739c27
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
1 addition
and
1 deletion
+1
-1
main.sv
hdl/testbench/wr_dio/main.sv
+1
-1
No files found.
hdl/testbench/wr_dio/main.sv
View file @
5b128f23
...
...
@@ -31,7 +31,7 @@ module main;
//assign #10 clk_sys_dly = clk_sys;
//assign #10ns time_valid =1'b1;
wr
sw
_dio
wr_dio
#(
.
g_interface_mode
(
PIPELINED
)
,
.
g_address_granularity
(
WORD
))
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment