Rename a block in regulator module, change the SPI polarity in the ADC LTC model, add a write DAC=0 if the HV_disable command is received

Add a top level above the interface block to include a regulator block, and minor update on the WB memory map