Commit 30a56ea3 authored by David Cussans's avatar David Cussans

Checking in changes before requesting move to Git. Adding fmc_tlu_hdmi_passive_adaptor files

parent 60522e4a
{ Machine generated file created by SPI }
{ Last modified was 12:41:56 Tuesday, September 26, 2017 }
{ Last modified was 18:58:38 Wednesday, June 20, 2018 }
{ NOTE: Do not modify the contents of this file. If this is regenerated by }
{ SPI, your modifications will be overwritten. }
......@@ -29,10 +29,10 @@ PLOT_FIT_TO_PAGE 'ON'
PRESELECT_FLAG 'ON'
WINDOWSMODE_FLAG 'ON'
SEARCH_HISTORY 'spare*' 'spare' 'spare2' 'TP25' 'TP23'
PAPER_SIZE '8'
PAPER_SIZE '9'
PAPER_ORIENTATION '2'
PAPER_SOURCE '15'
WPLOTTER_NAME 'PDF Writer - bioPDF'
WPLOTTER_NAME 'Generic PostScript Printer'
PLOTTER_FACILITY 'DEVICE'
PLOT_EDGE_TO_EDGE 'ON'
END_CONCEPTHDL
......
\t (00:01:33) allegro 17.2 P028 Windows SPB 64-bit Edition
\t (00:01:33) Journal start - Tue Jun 19 17:45:38 2018
\t (00:01:33) Host=IT018379 User=phdgc Pid=11244 CPUs=8
\t (00:01:33) CmdLine= C:\CAD\Cadence\SPB_17.2\tools\bin\allegro.exe
\t (00:01:33)
\d (00:01:33) Design opened: Z:/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/worklib/fmc_tlu_hdmi_lemo_lvds_adaptor/physical/fmc_tlu_hdmi_lemo_lvds_28.brd
\i (00:01:34) placementedit
\i (00:01:40) odb_out
\t (00:01:40) Valor: Extract out files
\i (00:01:42) fillin yes
\t (00:01:42) extracting technology file
\t (00:01:42) Starting techfile...
\t (00:01:51) extracting cross-section report
\i (00:01:51) reports 'Cross-Section Report' nographic write Z:/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/worklib/fmc_tlu_hdmi_lemo_lvds_adaptor/physical/crosssection_fmc_tlu_hdmi_lemo_lvds_28.out
\t (00:01:51) extracting DFA requirements
\t (00:01:51) Extracting Analysis Regions
\t (00:01:51) extracting Component Properties
\t (00:01:59) ----- Valor extract completed successfully with zones -----
\t (00:01:59) Starting brd2odb translator...
(00:06:28) Loading mfg.cxt
(00:06:28) Loading signal.cxt
\i (00:06:29) placementedit
\i (00:06:34) exit
\e (00:06:34) Do you want to save the changes you made to fmc_tlu_hdmi_lemo_lvds_28.brd?
\i (00:06:36) fillin no
\t (00:06:37) Journal end - Tue Jun 19 17:50:42 2018
\t (00:00:31) allegro 17.2 S028 Linux SPB 64-bit Edition
\t (00:00:31) Journal start - Wed Jun 20 18:15:57 2018
\t (00:00:31) Host=kairos.phy.bris.ac.uk User=phdgc Pid=556 CPUs=8
\t (00:00:31) CmdLine= /software/CAD/Cadence/SPB172/tools/bin/allegro.exe -proj /projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/fmc_tlu_hdmi_lemo_lvds_adaptor.cpm -product Allegro_performance -option Allegro_PCB_HighSpeed_Option -option Allegro_PCB_Mini_Option -mpssession phdgc_ProjectMgr24185 -mpshost kairos.phy.bris.ac.uk
\t (00:00:31)
(00:00:31) Loading axlcore.cxt
(00:00:31) Searching for nsWare programs v2.62
(00:00:31) NsWare directory found: /users/phdgc/pcbenv/nsWare/
(00:00:31) NsWare programs must reside in this directory!
\t (00:00:32) Opening existing design...
\d (00:00:32) Design opened: /projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/worklib/fmc_tlu_hdmi_lemo_lvds_adaptor/physical/fmc_tlu_hdmi_lemo_lvds_28.brd
\i (00:00:32) trapsize 421
\i (00:00:32) trapsize 433
\i (00:00:32) trapsize 675
\i (00:00:33) generaledit
\i (00:01:32) zoom out
\i (00:01:32) setwindow pcb
\i (00:01:32) zoom out 21.3454 43.1710
\t (00:01:32) Grids are drawn 0.2000, 0.2000 apart for enhanced viewability.
\i (00:01:32) trapsize 1350
\i (00:01:33) zoom out
\i (00:01:33) setwindow pcb
\i (00:01:33) zoom out 21.3455 43.1710
\t (00:01:33) Grids are drawn 0.4000, 0.4000 apart for enhanced viewability.
\i (00:01:33) trapsize 2701
\i (00:01:33) zoom out
\i (00:01:33) setwindow pcb
\i (00:01:33) zoom out 21.3455 43.1710
\t (00:01:33) Grids are drawn 0.8000, 0.8000 apart for enhanced viewability.
\i (00:01:33) trapsize 5402
\i (00:01:40) pick grid -16.0333 21.5648
\t (00:01:40) last pick: -16.0000 21.6000
\i (00:03:15) pick grid -38.0716 42.4148
\t (00:03:15) last pick: -38.1000 42.4000
\i (00:03:20) exit
\t (00:03:21) Journal end - Wed Jun 20 18:18:47 2018
Cross Section Report
/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/worklib/fmc_tlu_hdmi_passive_adaptor/physical/fmc_tlu_hdmi_passive_adaptor_07.brd
Wed Jun 20 18:58:37 2018
Design Cross Section
Subclass Name,Type,Material,Thickness (MM),Tol +,Tol -,Conductivity (mho/cm),Dielectric Constant,Loss Tangent,Negative Artwork,Shield,Width (MM),Unused Pin Pad Suppression,Unused Via Pad Suppression
,SURFACE,AIR,,,,0,1,0,,,,,
,DIELECTRIC,FR-4,0.025,0,0,0,3.2,0.035,,,,,
TOP,CONDUCTOR,COPPER,0.0305,0,0,595900,1,0,,,0.40,,
,DIELECTRIC,FR-4,1.600000,0,0,0,4.5,0.035,,,,,
BOTTOM,PLANE,COPPER,0.0305,0,0,595900,1,0,,Yes,,,
,DIELECTRIC,FR-4,0.025,0,0,0,3.2,0.035,,,,,
,SURFACE,AIR,,,,0,1,0,,,,,
Total Thickness: 1.711 MM
A!FILM_NAME!CLASS!SUBCLASS!ROTATION!OFFSET_X!OFFSET_Y!UNDEFINED_LINE_WIDTH!SHAPE_BOUNDING_BOX!PLOT_MODE!FILM_MIRRORED!FULL_CONTACT_THERMAL_RELIEFS!SUPPRESS_UNCONNECTED_PADS!DRAW_MISSING_PAD_APERTURES!USE_APERTURE_ROTATION!SUPPRESS_SHAPE_FILL!VECTOR_BASED_PAD_BEHAVIOR!
J!/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/worklib/fmc_tlu_hdmi_passive_adaptor/physical/fmc_tlu_hdmi_passive_adaptor_07.brd!Jun 20 18:58:35 2018!190.00!-25.00!235.58!-64.42!2!millimeters!!!2!out of date!
S!ASB!REF DES!ASSEMBLY_BOTTOM!0!0.00!0.00!0.05!2.54!positive!no!no!no!no!no!no!yes!
S!ASB!PACKAGE GEOMETRY!ASSEMBLY_BOTTOM!0!0.00!0.00!0.05!2.54!positive!no!no!no!no!no!no!yes!
S!ASB!DRAWING FORMAT!OUTLINE!0!0.00!0.00!0.05!2.54!positive!no!no!no!no!no!no!yes!
S!ASB!DRAWING FORMAT!TITLE_BLOCK!0!0.00!0.00!0.05!2.54!positive!no!no!no!no!no!no!yes!
S!ASB!DRAWING FORMAT!TITLE_DATA!0!0.00!0.00!0.05!2.54!positive!no!no!no!no!no!no!yes!
S!ASB!DRAWING FORMAT!REVISION_BLOCK!0!0.00!0.00!0.05!2.54!positive!no!no!no!no!no!no!yes!
S!ASB!DRAWING FORMAT!REVISION_DATA!0!0.00!0.00!0.05!2.54!positive!no!no!no!no!no!no!yes!
S!ASB!BOARD GEOMETRY!OUTLINE!0!0.00!0.00!0.05!2.54!positive!no!no!no!no!no!no!yes!
S!ASB!BOARD GEOMETRY!DIMENSION!0!0.00!0.00!0.05!2.54!positive!no!no!no!no!no!no!yes!
S!AST!REF DES!ASSEMBLY_TOP!0!0.00!0.00!0.05!2.54!positive!no!no!no!no!no!no!yes!
S!AST!PACKAGE GEOMETRY!ASSEMBLY_TOP!0!0.00!0.00!0.05!2.54!positive!no!no!no!no!no!no!yes!
S!AST!DRAWING FORMAT!OUTLINE!0!0.00!0.00!0.05!2.54!positive!no!no!no!no!no!no!yes!
S!AST!DRAWING FORMAT!TITLE_BLOCK!0!0.00!0.00!0.05!2.54!positive!no!no!no!no!no!no!yes!
S!AST!DRAWING FORMAT!TITLE_DATA!0!0.00!0.00!0.05!2.54!positive!no!no!no!no!no!no!yes!
S!AST!DRAWING FORMAT!REVISION_BLOCK!0!0.00!0.00!0.05!2.54!positive!no!no!no!no!no!no!yes!
S!AST!DRAWING FORMAT!REVISION_DATA!0!0.00!0.00!0.05!2.54!positive!no!no!no!no!no!no!yes!
S!AST!BOARD GEOMETRY!OUTLINE!0!0.00!0.00!0.05!2.54!positive!no!no!no!no!no!no!yes!
S!AST!BOARD GEOMETRY!DIMENSION!0!0.00!0.00!0.05!2.54!positive!no!no!no!no!no!no!yes!
S!OUTLINE!BOARD GEOMETRY!OUTLINE!0!0.00!0.00!0.05!2.54!positive!no!no!no!no!no!no!yes!
S!L1!ETCH!TOP!0!0.00!0.00!0.13!0.00!positive!no!no!no!no!no!no!yes!
S!L1!PIN!TOP!0!0.00!0.00!0.13!0.00!positive!no!no!no!no!no!no!yes!
S!L1!VIA CLASS!TOP!0!0.00!0.00!0.13!0.00!positive!no!no!no!no!no!no!yes!
S!DD!MANUFACTURING!NCDRILL_LEGEND!0!0.00!0.00!0.13!0.00!positive!no!no!no!no!no!no!yes!
S!DD!MANUFACTURING!NCDRILL_FIGURE!0!0.00!0.00!0.13!0.00!positive!no!no!no!no!no!no!yes!
S!DD!MANUFACTURING!NCLEGEND-1-2!0!0.00!0.00!0.13!0.00!positive!no!no!no!no!no!no!yes!
S!DD!DRAWING FORMAT!OUTLINE!0!0.00!0.00!0.13!0.00!positive!no!no!no!no!no!no!yes!
S!DD!DRAWING FORMAT!TITLE_BLOCK!0!0.00!0.00!0.13!0.00!positive!no!no!no!no!no!no!yes!
S!DD!DRAWING FORMAT!TITLE_DATA!0!0.00!0.00!0.13!0.00!positive!no!no!no!no!no!no!yes!
S!DD!DRAWING FORMAT!REVISION_BLOCK!0!0.00!0.00!0.13!0.00!positive!no!no!no!no!no!no!yes!
S!DD!DRAWING FORMAT!REVISION_DATA!0!0.00!0.00!0.13!0.00!positive!no!no!no!no!no!no!yes!
S!DD!BOARD GEOMETRY!OUTLINE!0!0.00!0.00!0.13!0.00!positive!no!no!no!no!no!no!yes!
S!DD!BOARD GEOMETRY!DIMENSION!0!0.00!0.00!0.13!0.00!positive!no!no!no!no!no!no!yes!
S!SM1!BOARD GEOMETRY!SOLDERMASK_TOP!0!0.00!0.00!0.13!2.54!positive!no!no!no!no!no!no!yes!
S!SM1!PACKAGE GEOMETRY!SOLDERMASK_TOP!0!0.00!0.00!0.13!2.54!positive!no!no!no!no!no!no!yes!
S!SM1!PIN!SOLDERMASK_TOP!0!0.00!0.00!0.13!2.54!positive!no!no!no!no!no!no!yes!
S!SM2!BOARD GEOMETRY!SOLDERMASK_BOTTOM!0!0.00!0.00!0.13!2.54!positive!no!no!no!no!no!no!yes!
S!SM2!PACKAGE GEOMETRY!SOLDERMASK_BOTTOM!0!0.00!0.00!0.13!2.54!positive!no!no!no!no!no!no!yes!
S!SM2!PIN!SOLDERMASK_BOTTOM!0!0.00!0.00!0.13!2.54!positive!no!no!no!no!no!no!yes!
S!SS1!BOARD GEOMETRY!SILKSCREEN_TOP!0!0.00!0.00!0.20!2.54!positive!no!no!no!no!no!no!yes!
S!SS1!MANUFACTURING!AUTOSILK_TOP!0!0.00!0.00!0.20!2.54!positive!no!no!no!no!no!no!yes!
S!SS2!BOARD GEOMETRY!SILKSCREEN_BOTTOM!0!0.00!0.00!0.20!2.54!positive!no!no!no!no!no!no!yes!
S!SS2!MANUFACTURING!AUTOSILK_BOTTOM!0!0.00!0.00!0.20!2.54!positive!no!no!no!no!no!no!yes!
S!SP1!PACKAGE GEOMETRY!PASTEMASK_TOP!0!0.00!0.00!0.00!2.54!positive!no!no!no!no!no!no!yes!
S!SP1!PIN!PASTEMASK_TOP!0!0.00!0.00!0.00!2.54!positive!no!no!no!no!no!no!yes!
S!SP2!PACKAGE GEOMETRY!PASTEMASK_BOTTOM!0!0.00!0.00!0.00!2.54!positive!no!no!no!no!no!no!yes!
S!SP2!PIN!PASTEMASK_BOTTOM!0!0.00!0.00!0.00!2.54!positive!no!no!no!no!no!no!yes!
S!L2!VIA CLASS!BOTTOM!0!0.00!0.00!0.13!0.00!positive!no!no!no!no!no!no!yes!
S!L2!PIN!BOTTOM!0!0.00!0.00!0.13!0.00!positive!no!no!no!no!no!no!yes!
S!L2!ETCH!BOTTOM!0!0.00!0.00!0.13!0.00!positive!no!no!no!no!no!no!yes!
G04 ================== begin FILE IDENTIFICATION RECORD ==================*
G04 Layout Name: fmc_tlu_hdmi_passive_adaptor_07.brd*
G04 Film Name: fmc_tlu_hdmi_rj45_ASB*
G04 File Format: Gerber RS274X*
G04 File Origin: Cadence Allegro 17.2-S028*
G04 Origin Date: Wed Jun 20 18:41:03 2018*
G04 *
G04 Layer: REF DES/ASSEMBLY_BOTTOM*
G04 Layer: PACKAGE GEOMETRY/ASSEMBLY_BOTTOM*
G04 Layer: DRAWING FORMAT/OUTLINE*
G04 Layer: DRAWING FORMAT/TITLE_BLOCK*
G04 Layer: DRAWING FORMAT/TITLE_DATA*
G04 Layer: DRAWING FORMAT/REVISION_BLOCK*
G04 Layer: DRAWING FORMAT/REVISION_DATA*
G04 Layer: BOARD GEOMETRY/OUTLINE*
G04 Layer: BOARD GEOMETRY/DIMENSION*
G04 *
G04 Offset: (0.00 0.00)*
G04 Mirror: No*
G04 Mode: Positive*
G04 Rotation: 0*
G04 FullContactRelief: No*
G04 UndefLineWidth: 0.05*
G04 ================== end FILE IDENTIFICATION RECORD ====================*
%FSLAX23Y23*MOMM*%
%IR0*IPPOS*OFA0.00000B0.00000*MIA0B0*SFA1.00000B1.00000*%
%ADD10C,.05*%
G75*
%LPD*%
G75*
G54D10*
G01X-2500Y0D02*
X-14500D01*
G01X-12000Y22620D02*
Y0D01*
G01X-12620Y4000D02*
X-12000Y0D01*
X-11380Y4000D01*
X-12620D01*
G01X-14450Y24680D02*
X-14210Y24410D01*
X-13930Y24250D01*
X-13580Y24200D01*
X-13230Y24310D01*
X-12950Y24520D01*
X-12750Y24890D01*
X-12710Y25310D01*
X-12790Y25740D01*
X-12990Y26000D01*
X-13270Y26210D01*
X-13540Y26270D01*
X-13820Y26210D01*
X-14170Y26000D01*
X-14050Y27380D01*
X-12990D01*
G01X-10430D02*
X-10740Y27270D01*
X-10980Y27010D01*
X-11140Y26690D01*
X-11260Y26270D01*
X-11300Y25790D01*
X-11260Y25310D01*
X-11140Y24890D01*
X-10980Y24570D01*
X-10740Y24310D01*
X-10430Y24200D01*
X-10120Y24310D01*
X-9880Y24570D01*
X-9720Y24890D01*
X-9600Y25310D01*
X-9560Y25790D01*
X-9600Y26270D01*
X-9720Y26690D01*
X-9880Y27010D01*
X-10120Y27270D01*
X-10430Y27380D01*
G01X-12000Y22620D02*
Y50000D01*
G01X-11380Y46000D02*
X-12000Y50000D01*
X-12620Y46000D01*
X-11380D01*
G01X-2500Y50000D02*
X-14500D01*
G01X0Y-2500D02*
Y-9500D01*
G01X20000Y-7000D02*
X0D01*
G01X4000Y-6380D02*
X0Y-7000D01*
X4000Y-7620D01*
Y-6380D01*
G01X0Y-7000D02*
X20000D01*
G01X0Y0D02*
X20000D01*
Y50000D01*
X0D01*
Y0D01*
G01X20000Y-2500D02*
Y-9500D01*
G01X38250Y-7000D02*
X20000D01*
G01X16000Y-7620D02*
X20000Y-7000D01*
X16000Y-6380D01*
Y-7620D01*
G01X30790Y-2760D02*
X31030Y-2440D01*
X31300Y-2280D01*
X31620Y-2230D01*
X32010Y-2340D01*
X32290Y-2600D01*
X32370Y-2920D01*
X32330Y-3240D01*
X32170Y-3500D01*
X31380Y-4030D01*
X31030Y-4400D01*
X30790Y-4930D01*
X30710Y-5410D01*
X32370D01*
G01X34690Y-2230D02*
X34380Y-2340D01*
X34140Y-2600D01*
X33980Y-2920D01*
X33860Y-3340D01*
X33820Y-3820D01*
X33860Y-4300D01*
X33980Y-4720D01*
X34140Y-5040D01*
X34380Y-5300D01*
X34690Y-5410D01*
X35000Y-5300D01*
X35240Y-5040D01*
X35400Y-4720D01*
X35520Y-4300D01*
X35560Y-3820D01*
X35520Y-3340D01*
X35400Y-2920D01*
X35240Y-2600D01*
X35000Y-2340D01*
X34690Y-2230D01*
M02*
This source diff could not be displayed because it is too large. You can view the blob instead.
A!LAYER_SORT!LAYER_SUBCLASS!LAYER_ARTWORK!LAYER_USE!LAYER_CONDUCTOR!LAYER_DIELECTRIC_CONSTANT!LAYER_ELECTRICAL_CONDUCTIVITY!LAYER_MATERIAL!LAYER_SHIELD_LAYER!LAYER_THERMAL_CONDUCTIVITY!LAYER_THICKNESS!LAYER_TYPE!LAYER_LOSS_TANGENT!
J!/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/worklib/fmc_tlu_hdmi_passive_adaptor/physical/fmc_tlu_hdmi_passive_adaptor_07.brd!Wed Jun 20 18:58:38 2018!-25.00!-64.42!190.00!235.58!0.01!millimeters!FMC_TLU_HDMI_PASSIVE_ADAPTOR!67.362205 mil!2!UP TO DATE!
S!000000!!!!NO!1.000000!0 mho/cm!AIR!NO!!0 mil!SURFACE!0!
S!000001!!!!NO!3.200000!0 mho/cm!FR-4!!!0.984252 mil!DIELECTRIC!0.035!
S!000002!TOP!POSITIVE!!YES!1.000000!595900 mho/cm!COPPER!NO!!1.200787 mil!CONDUCTOR!0!
S!000003!!!!NO!4.500000!0 mho/cm!FR-4!!!62.992126 mil!DIELECTRIC!0.035!
S!000004!BOTTOM!POSITIVE!EMBEDDED_PLANE!YES!1.000000!595900 mho/cm!COPPER!YES!!1.200787 mil!PLANE!0!
S!000005!!!!NO!3.200000!0 mho/cm!FR-4!!!0.984252 mil!DIELECTRIC!0.035!
S!000006!!!!NO!1.000000!0 mho/cm!AIR!NO!!0 mil!SURFACE!0!
A!NET_NAME_SORT!NET_NAME!NET_PHYSICAL_TYPE!NET_SPACING_TYPE!ELECTRICAL_CONSTRAINT_SET!NET_DIFFERENTIAL_PAIR!NET_STUB_LENGTH!NET_MAX_VIA_COUNT!NET_MIN_LINE_WIDTH!NET_MAX_PARALLEL!NET_IMPEDANCE_AVERAGE!NO_TEST!NET_IMPEDANCE_MINIMUM!NET_IMPEDANCE_MAXIMUM!
J!/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/worklib/fmc_tlu_hdmi_passive_adaptor/physical/fmc_tlu_hdmi_passive_adaptor_07.brd!Wed Jun 20 18:58:38 2018!-25.00!-64.42!190.00!235.58!0.01!millimeters!FMC_TLU_HDMI_PASSIVE_ADAPTOR!67.362205 mil!2!UP TO DATE!
S!UNNAMED_1_SKHDMITE2007435-1_I_ 00000001!UNNAMED_1_SKHDMITE2007435-1_I_1!!!!!!!!!142.01 ohms!!142.01 ohms!142.01 ohms!
S!UNNAMED_1_SKHDMITE2007435-1_I2_!UNNAMED_1_SKHDMITE2007435-1_I2_!!!!!!!!!142.01 ohms!!142.01 ohms!142.01 ohms!
S!TRIG*!TRIG*!!!!!!!!!130.22 ohms!!130.22 ohms!130.22 ohms!
S!TRIG!TRIG!!!!!!!!!130.22 ohms!!130.22 ohms!130.22 ohms!
S!DUT_CLK*!DUT_CLK*!!!!!!!!!132.91 ohms!!130.22 ohms!172.16 ohms!
S!DUT_CLK!DUT_CLK!!!!!!!!!130.22 ohms!!130.22 ohms!130.22 ohms!
S!CONT*!CONT*!!!!!!!!!131.92 ohms!!130.22 ohms!172.16 ohms!
S!CONT!CONT!!!!!!!!!130.22 ohms!!130.22 ohms!130.22 ohms!
S!BUSY*!BUSY*!!!!!!!!!130.22 ohms!!130.22 ohms!130.22 ohms!
S!BUSY!BUSY!!!!!!!!!130.22 ohms!!130.22 ohms!130.22 ohms!
S!GND_SIGNAL!GND_SIGNAL!!!!!!!!!18.11 ohms!!13.73 ohms!172.16 ohms!
A!REFDES!PART_NUMBER!SCH_MODIFIED_PART!CASE!PARENT_PART_TYPE!PARENT_PPT!PARENT_PPT_PART!PART_NAME!PART_NUMBER!
J!/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/worklib/fmc_tlu_hdmi_passive_adaptor/physical/fmc_tlu_hdmi_passive_adaptor_07.brd!Wed Jun 20 18:58:38 2018!-25.00!-64.42!190.00!235.58!0.01!millimeters!FMC_TLU_HDMI_PASSIVE_ADAPTOR!67.362205 mil!2!UP TO DATE!
S!J3!95122!TRUE!!CON8P!CON8P!CON8P-RJ45!CON8P!95122!
S!J1!2007435-1!TRUE!_!SK_HDMI_TE_2007435-1!SK_HDMI_TE_2007435-1!SK_HDMI_TE_2007435-1-SK_HDMI_TE_2007435-1!SK_HDMI_TE_2007435-1!2007435-1!
S!TP1!TP_HOLE_0.8mm!!_!TP_HOLE!TP!TP_HOLE-0.8MM!TP!TP_HOLE_0.8mm!
S!TP2!TP_HOLE_0.8mm!!_!TP_HOLE!TP!TP_HOLE-0.8MM!TP!TP_HOLE_0.8mm!
S!TP3!TP_HOLE_0.8mm!!_!TP_HOLE!TP!TP_HOLE-0.8MM!TP!TP_HOLE_0.8mm!
S!TP4!TP_HOLE_0.8mm!!_!TP_HOLE!TP!TP_HOLE-0.8MM!TP!TP_HOLE_0.8mm!
S!TP5!TP_HOLE_0.8mm!!_!TP_HOLE!TP!TP_HOLE-0.8MM!TP!TP_HOLE_0.8mm!
S!TP6!TP_HOLE_0.8mm!!_!TP_HOLE!TP!TP_HOLE-0.8MM!TP!TP_HOLE_0.8mm!
S!TP7!TP_HOLE_0.8mm!!_!TP_HOLE!TP!TP_HOLE-0.8MM!TP!TP_HOLE_0.8mm!
S!TP8!TP_HOLE_0.8mm!!_!TP_HOLE!TP!TP_HOLE-0.8MM!TP!TP_HOLE_0.8mm!
S!TP9!TP_HOLE_0.8mm!!_!TP_HOLE!TP!TP_HOLE-0.8MM!TP!TP_HOLE_0.8mm!
S!TP10!TP_HOLE_0.8mm!!_!TP_HOLE!TP!TP_HOLE-0.8MM!TP!TP_HOLE_0.8mm!
S!TP11!TP_HOLE_0.8mm!!_!TP_HOLE!TP!TP_HOLE-0.8MM!TP!TP_HOLE_0.8mm!
S!TP12!TP_HOLE_0.8mm!!_!TP_HOLE!TP!TP_HOLE-0.8MM!TP!TP_HOLE_0.8mm!
A!CLASS!SUBCLASS!RECORD_TAG!GRAPHIC_DATA_NAME!GRAPHIC_DATA_1!GRAPHIC_DATA_2!GRAPHIC_DATA_3!GRAPHIC_DATA_4!GRAPHIC_DATA_5!GRAPHIC_DATA_6!GRAPHIC_DATA_7!GRAPHIC_DATA_8!GRAPHIC_DATA_9!GRAPHIC_DATA_10!REGION_NAME!
A!ZONE_NAME!TOP_LAYER!BOTTOM_LAYER!CONSTRAINT_REGION!STACKUP_NAME!
J!/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/worklib/fmc_tlu_hdmi_passive_adaptor/physical/fmc_tlu_hdmi_passive_adaptor_07.brd!Wed Jun 20 18:58:38 2018!-25.00!-64.42!190.00!235.58!0.01!millimeters!FMC_TLU_HDMI_PASSIVE_ADAPTOR!67.362205 mil!2!UP TO DATE!
FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-S055 (v16-6-112EP) 8/13/2015}
{Allegro Design Entry HDL 17.2-2016 S028 (3668086) 10/9/2017}
"PAGE_NUMBER" = 1;
0"NC";
1"TRIG";
2"DUT_CLK*";
3"DUT_CLK";
4"BUSY*";
5"CONT*";
6"CONT";
7"BUSY";
8"TRIG*";
9"DUT_CLK";
10"DUT_CLK*";
11"GND_SIGNAL\g";
12"BUSY";
1"DUT_CLK*";
2"TRIG";
3"CONT";
4"TRIG*";
5"BUSY*";
6"DUT_CLK";
7"GND_SIGNAL\g";
8"GND_SIGNAL\g";
9"UN$1$SKHDMITE2007435-1$I2$A$1";
10"TRIG";
11"DUT_CLK*";
12"DUT_CLK";
13"BUSY*";
14"TRIG";
14"CONT*";
15"CONT";
16"CONT*";
17"UN$1$SKHDMITE2007435-1$I2$A";
18"UN$1$SKHDMITE2007435-1$I2$A$1";
19"TRIG*";
20"GND_SIGNAL\g";
16"BUSY";
17"TRIG*";
18"BUSY";
19"CONT*";
20"UN$1$SKHDMITE2007435-1$I2$A";
%"SK_HDMI_TE_2007435-1"
"1","(-250,250)","0","bris_cds_connectors","I2";
;
......@@ -36,54 +36,54 @@ CDS_LIB"bris_cds_connectors";
"A<17>"
$PN"18"0;
"A<15>"
$PN"16"19;
$PN"16"4;
"A<13>"
$PN"14"0;
"A<11>"
$PN"12"18;
$PN"12"9;
"A<9>"
$PN"10"17;
$PN"10"20;
"A<7>"
$PN"8"11;
$PN"8"7;
"A<5>"
$PN"6"16;
$PN"6"19;
"A<3>"
$PN"4"15;
$PN"4"3;
"A<1>"
$PN"2"11;
$PN"2"7;
"A<18>"
$PN"19"0;
"A<16>"
$PN"17"11;
$PN"17"7;
"A<14>"
$PN"15"14;
$PN"15"2;
"A<12>"
$PN"13"0;
"A<10>"
$PN"11"11;
$PN"11"7;
"A<8>"
$PN"9"13;
$PN"9"5;
"A<6>"
$PN"7"12;
$PN"7"18;
"A<4>"
$PN"5"11;
$PN"5"7;
"A<2>"
$PN"3"10;
$PN"3"1;
"A<0>"
$PN"1"9;
$PN"1"6;
%"GND_SIGNAL"
"1","(-1000,-300)","0","standard","I25";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
HDL_POWER"GND_SIGNAL";
"GND"11;
"GND"7;
%"TP"
"1","(700,-150)","0","cnpassive","I65";
;
CDS_LOCATION"TP11"
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"TP11"
$LOCATION"TP11"
SIZE"1B"
CDS_LIB"cnpassive"
......@@ -91,13 +91,13 @@ VALUE"0.8MM"
PACK_TYPE"HOLE"
PART_NAME"TP";
"A <SIZE-1..0>\NAC"
$PN"1"17;
$PN"1"20;
%"TP"
"1","(700,-250)","0","cnpassive","I66";
;
CDS_LOCATION"TP12"
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"TP12"
$LOCATION"TP12"
SIZE"1B"
CDS_LIB"cnpassive"
......@@ -105,13 +105,13 @@ VALUE"0.8MM"
PACK_TYPE"HOLE"
PART_NAME"TP";
"A <SIZE-1..0>\NAC"
$PN"1"18;
$PN"1"9;
%"TP"
"1","(-750,-1050)","1","cnpassive","I67";
;
CDS_LOCATION"TP4"
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"TP4"
$LOCATION"TP4"
SIZE"1B"
CDS_LIB"cnpassive"
......@@ -119,13 +119,13 @@ VALUE"0.8MM"
PACK_TYPE"HOLE"
PART_NAME"TP";
"A <SIZE-1..0>\NAC"
$PN"1"20;
$PN"1"8;
%"TP"
"1","(350,-150)","0","cnpassive","I68";
;
CDS_LOCATION"TP9"
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"TP9"
$LOCATION"TP9"
SIZE"1B"
CDS_LIB"cnpassive"
......@@ -133,13 +133,13 @@ VALUE"0.8MM"
PACK_TYPE"HOLE"
PART_NAME"TP";
"A <SIZE-1..0>\NAC"
$PN"1"15;
$PN"1"3;
%"TP"
"1","(350,-250)","0","cnpassive","I69";
;
CDS_LOCATION"TP10"
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"TP10"
$LOCATION"TP10"
SIZE"1B"
CDS_LIB"cnpassive"
......@@ -147,13 +147,13 @@ VALUE"0.8MM"
PACK_TYPE"HOLE"
PART_NAME"TP";
"A <SIZE-1..0>\NAC"
$PN"1"16;
$PN"1"19;
%"TP"
"1","(-900,-1050)","1","cnpassive","I70";
;
CDS_LOCATION"TP3"
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"TP3"
$LOCATION"TP3"
SIZE"1B"
CDS_LIB"cnpassive"
......@@ -161,41 +161,41 @@ VALUE"0.8MM"
PACK_TYPE"HOLE"
PART_NAME"TP";
"A <SIZE-1..0>\NAC"
$PN"1"20;
$PN"1"8;
%"TP"
"1","(-250,-1250)","0","cnpassive","I71";
;
$LOCATION"TP7"
CDS_LOCATION"TP7"
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"TP7"
$LOCATION"TP7"
SIZE"1B"
CDS_LIB"cnpassive"
VALUE"0.8MM"
PACK_TYPE"HOLE"
PART_NAME"TP";
"A <SIZE-1..0>\NAC"
$PN"1"14;
$PN"1"2;
%"TP"
"1","(-100,-1250)","2","cnpassive","I72";
;
$LOCATION"TP8"
CDS_LOCATION"TP8"
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"TP8"
$LOCATION"TP8"
SIZE"1B"
CDS_LIB"cnpassive"
VALUE"0.8MM"
PACK_TYPE"HOLE"
PART_NAME"TP";
"A <SIZE-1..0>\NAC"
$PN"1"19;
$PN"1"4;
%"TP"
"1","(-600,-400)","2","cnpassive","I73";
;
CDS_LOCATION"TP5"
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"TP5"
$LOCATION"TP5"
PACK_TYPE"HOLE"
VALUE"0.8MM"
......@@ -203,13 +203,13 @@ CDS_LIB"cnpassive"
SIZE"1B"
PART_NAME"TP";
"A <SIZE-1..0>\NAC"
$PN"1"12;
$PN"1"18;
%"TP"
"1","(-600,-500)","2","cnpassive","I74";
;
CDS_LOCATION"TP6"
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"TP6"
$LOCATION"TP6"
PACK_TYPE"HOLE"
VALUE"0.8MM"
......@@ -217,13 +217,13 @@ CDS_LIB"cnpassive"
SIZE"1B"
PART_NAME"TP";
"A <SIZE-1..0>\NAC"
$PN"1"13;
$PN"1"5;
%"TP"
"1","(-950,-600)","2","cnpassive","I75";
;
CDS_LOCATION"TP1"
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"TP1"
$LOCATION"TP1"
SIZE"1B"
CDS_LIB"cnpassive"
......@@ -231,13 +231,13 @@ VALUE"0.8MM"
PACK_TYPE"HOLE"
PART_NAME"TP";
"A <SIZE-1..0>\NAC"
$PN"1"10;
$PN"1"1;
%"TP"
"1","(-950,-700)","2","cnpassive","I76";
;
CDS_LOCATION"TP2"
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"TP2"
$LOCATION"TP2"
SIZE"1B"
CDS_LIB"cnpassive"
......@@ -245,29 +245,38 @@ VALUE"0.8MM"
PACK_TYPE"HOLE"
PART_NAME"TP";
"A <SIZE-1..0>\NAC"
$PN"1"9;
$PN"1"6;
%"GND_SIGNAL"
"1","(-900,-1250)","0","standard","I77";
;
HDL_POWER"GND_SIGNAL"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"GND"20;
"GND"8;
%"CON8P"
"1","(150,-2800)","0","cnconnector","I78";
;
TYPE"RJ45"
CDS_LIB"cnconnector"
$SEC"1"
POWER_GROUP"GND=GND_SIGNAL"
$LOCATION"J3"
TYPE"RJ45"
CDS_LOCATION"J3"
CDS_SEC"1"
$LOCATION"J3";
"A<6>\NAC"8;
"A<5>\NAC"7;
"A<4>\NAC"6;
"A<3>\NAC"5;
"A<2>\NAC"4;
"A<1>\NAC"3;
"A<0>\NAC"2;
"A<7>\NAC"1;
CDS_LIB"cnconnector";
"A<6>\NAC"
$PN"7"17;
"A<5>\NAC"
$PN"6"16;
"A<4>\NAC"
$PN"5"15;
"A<3>\NAC"
$PN"4"14;
"A<2>\NAC"
$PN"3"13;
"A<1>\NAC"