rtl/acam_databus_interface: make design fully synchronous, extend read cycle length to ensure correct Empty Flag timing