Commit 4015bcbf authored by Andrea Boccardi's avatar Andrea Boccardi

cleaning up before updating to the most recent version from the layouting WS

parent f657665b
This source diff could not be displayed because it is too large. You can view the blob instead.
This diff is collapsed.
This source diff could not be displayed because it is too large. You can view the blob instead.
This diff is collapsed.
This source diff could not be displayed because it is too large. You can view the blob instead.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This source diff could not be displayed because it is too large. You can view the blob instead.
Output: Verilog File
Type : Verilog
From : Project [VmeFmcCarrier.PrjPCB]
Generated File[VmeFmcCarrier.V]
Files Generated : 1
Documents Printed : 0
Finished Output Generation At 2:07:43 PM On 3/30/2010
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment