-
Dimitris Lampridis authoredThe previous implementation was introducing latches to the GN4124 core under Xilinx ISE. Tested and verified to work with the following SPEC-based reference designs: - WR - MT - WRTD
4e5f7bad
| Name |
Last commit
|
Last update |
|---|---|---|
| .. | ||
| altera | ||
| common | ||
| generic | ||
| xilinx | ||
| .gitignore | ||
| Manifest.py | ||
| genram_pkg.vhd | ||
| memory_loader_pkg.vhd |