-
William Kamp authored
Make verilog instantiations of vhdl modules and IP ignore the library when checking the dependency relation. An experiment.
3ca3557f
Make verilog instantiations of vhdl modules and IP ignore the library when checking the dependency relation. An experiment.