Skip to content
GitLab
Explore
Sign in
Projects
Hdlmake
Repository
hdl-make
tests
counter
testbench
counter_tb
vhdl
counter_tb.vhd
Find file
Blame
History
Permalink
Use generics in VHDL counter test to select sim and syn dividers
· 03047436
Javier D. Garcia-Lasheras
authored
Mar 10, 2017
03047436