Skip to content
GitLab
Explore
Sign in
Projects
Hdlmake
Repository
hdl-make
hdlmake
tools
quartus
quartus.py
Find file
Blame
History
Permalink
Add system verilog (.sv) files to project as such
· 75b46980
Jozsef Imrek
authored
May 19, 2016
75b46980