Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
H
Hdlmake
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
15
Issues
15
List
Board
Labels
Milestones
Merge Requests
4
Merge Requests
4
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Hdlmake
Commits
3e9257b0
Commit
3e9257b0
authored
Jun 06, 2016
by
Javier D. Garcia-Lasheras
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fixing simulation with Icarus Verilog
parent
58e4552f
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
11 additions
and
17 deletions
+11
-17
simulation.py
hdlmake/action/simulation.py
+7
-9
iverilog.py
hdlmake/tools/iverilog/iverilog.py
+4
-8
No files found.
hdlmake/action/simulation.py
View file @
3e9257b0
...
...
@@ -27,6 +27,8 @@ import importlib
from
hdlmake.dep_file
import
DepFile
import
hdlmake.new_dep_solver
as
dep_solver
from
hdlmake.srcfile
import
SourceFileFactory
,
SourceFileSet
from
hdlmake.dependable_file
import
DependableFile
from
.action
import
Action
...
...
@@ -69,19 +71,15 @@ class GenerateSimulationMakefile(Action):
self
.
env
.
check_tool
(
tool_object
)
self
.
env
.
check_general
()
if
self
.
env
[
path_key
]
is
None
and
self
.
options
.
force
is
not
True
:
logging
.
error
(
"Can't generate a "
+
name
+
" makefile. "
+
bin_name
+
" not found."
)
sys
.
exit
(
"Exiting"
)
logging
.
info
(
"Generating "
+
name
+
" makefile for simulation."
)
pool
=
self
.
modules_pool
top_module
=
pool
.
get_top_module
()
fset
=
pool
.
build_file_set
()
dep_files
=
fset
.
filter
(
DepFile
)
#dep_solver.solve(dep_files)
tool_object
.
generate_simulation_makefile
(
dep_files
,
top_module
)
self
.
modules_pool
.
build_file_set
()
tool_object
.
generate_simulation_makefile
(
self
.
modules_pool
.
hierarchy_solved
,
self
.
modules_pool
.
get_top_module
()
)
hdlmake/tools/iverilog/iverilog.py
View file @
3e9257b0
...
...
@@ -92,14 +92,10 @@ simulation:
for
inc
in
top_module
.
include_dirs
:
self
.
writeln
(
"
\t\t
echo
\"
+incdir+"
+
inc
+
"
\"
>> run.command"
)
for
vl
in
fileset
.
filter
(
VerilogFile
):
self
.
writeln
(
"
\t\t
echo
\"
"
+
vl
.
rel_path
()
+
"
\"
>> run.command"
)
for
vhdl
in
fileset
.
filter
(
VHDLFile
):
self
.
writeln
(
"
\t\t
echo
\"
"
+
vhdl
.
rel_path
()
+
"
\"
>> run.command"
)
for
sv
in
fileset
.
filter
(
SVFile
):
self
.
writeln
(
"
\t\t
echo
\"
"
+
sv
.
rel_path
()
+
"
\"
>> run.command"
)
# The list starts from top_module: reverse!
fileset
.
reverse
()
for
f
in
fileset
:
self
.
writeln
(
"
\t\t
echo
\"
"
+
f
.
rel_path
()
+
"
\"
>> run.command"
)
makefile_tmplt_2
=
string
.
Template
(
"""
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment