Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
H
Hdlmake
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
15
Issues
15
List
Board
Labels
Milestones
Merge Requests
4
Merge Requests
4
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Hdlmake
Commits
99f1e918
Commit
99f1e918
authored
Nov 01, 2019
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
makefile.py: remove generated extra spaces.
parent
4468bbdc
Hide whitespace changes
Inline
Side-by-side
Showing
30 changed files
with
58 additions
and
58 deletions
+58
-58
makefile.py
hdlmake/tools/makefile.py
+1
-1
makefilevsim.py
hdlmake/tools/makefilevsim.py
+1
-1
Makefile.ref
testsuite/002msim/Makefile.ref
+2
-2
Makefile.ref
testsuite/003msim/Makefile.ref
+2
-2
Makefile.ref
testsuite/004msim/Makefile.ref
+2
-2
Makefile.ref
testsuite/008ghdl/Makefile.ref
+2
-2
Makefile.ref
testsuite/010isim/Makefile.ref
+1
-1
Makefile.ref
testsuite/012icarus/Makefile.ref
+1
-1
Makefile.ref
testsuite/017riviera/Makefile.ref
+2
-2
Makefile.ref
testsuite/019vsim/Makefile.ref
+1
-1
Makefile.ref
testsuite/024vlog_parser/Makefile.ref
+2
-2
Makefile.ref
testsuite/025vlog_parser/Makefile.ref
+2
-2
Makefile.ref
testsuite/027vhdl_parser/Makefile.ref
+3
-3
Makefile
testsuite/032manifest_vars/Makefile
+2
-2
Makefile.ref
testsuite/043local_fetch/Makefile.ref
+2
-2
Makefile.ref
testsuite/044files_dir/Makefile.ref
+2
-2
Makefile.ref
testsuite/045incl_makefile/Makefile.ref
+2
-2
Makefile.ref
testsuite/046incl_makefiles/Makefile.ref
+2
-2
Makefile.ref
testsuite/052svlog_parser/Makefile.ref
+3
-3
Makefile.ref
testsuite/057msim_windows/Makefile.ref
+2
-2
Makefile.ref
testsuite/060isim_windows/Makefile.ref
+1
-1
Makefile.ref
testsuite/061err_nobin/Makefile.ref
+1
-1
Makefile.ref
testsuite/076extra_modules/Makefile.ref
+2
-2
Makefile.ref
testsuite/079err_vlg_macro/Makefile.ref
+2
-2
Makefile.ref
testsuite/081vlog_ifdef_elsif_else/Makefile.ref
+3
-3
Makefile.ref
testsuite/083icarus_include/Makefile.ref
+1
-1
Makefile.ref
testsuite/087many_modules/Makefile.ref
+2
-2
Makefile.ref
testsuite/088bad_file_abs/Makefile.ref
+2
-2
Makefile.ref
testsuite/091library/Makefile.ref
+3
-3
Makefile.ref
testsuite/093multi_sat/Makefile.ref
+4
-4
No files found.
hdlmake/tools/makefile.py
View file @
99f1e918
...
...
@@ -105,7 +105,7 @@ class ToolMakefile(object):
def
_makefile_sim_file_touch_stamp
(
self
):
self
.
write
(
"
\t\t
@"
+
shell
.
mkdir_command
()
+
" $(dir $@)"
)
self
.
writeln
(
" && "
+
shell
.
touch_command
()
+
" $@
\n
"
)
self
.
writeln
(
" && "
+
shell
.
touch_command
()
+
" $@
\n
"
)
def
makefile_check_tool
(
self
,
path_key
):
"""Check if the binary is available in the O.S. environment"""
...
...
hdlmake/tools/makefilevsim.py
View file @
99f1e918
...
...
@@ -105,7 +105,7 @@ class MakefileVsim(MakefileSim):
self
.
writeln
(
"simulation:
%
s $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)"
%
(
' '
.
join
(
self
.
additional_deps
)),)
self
.
writeln
(
"$(VERILOG_OBJ)
: "
+
' '
.
join
(
self
.
additional_deps
))
self
.
writeln
(
"$(VERILOG_OBJ): "
+
' '
.
join
(
self
.
additional_deps
))
self
.
writeln
(
"$(VHDL_OBJ): $(LIB_IND) "
+
' '
.
join
(
self
.
additional_deps
))
self
.
writeln
()
for
filename
,
filesource
in
six
.
iteritems
(
self
.
copy_rules
):
...
...
testsuite/002msim/Makefile.ref
View file @
99f1e918
...
...
@@ -25,7 +25,7 @@ LIBS := work
LIB_IND
:=
work/.work
simulation
:
modelsim.ini $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ)
:
modelsim.ini
$(VERILOG_OBJ)
:
modelsim.ini
$(VHDL_OBJ)
:
$(LIB_IND) modelsim.ini
modelsim.ini
:
$(MODELSIM_INI_PATH)/modelsim.ini
...
...
@@ -35,7 +35,7 @@ work/.work:
work/gate/.gate_vhdl
:
../files/gate.vhdl
vcom
$(VCOM_FLAGS)
-work
work
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
# USER SIM COMMANDS
...
...
testsuite/003msim/Makefile.ref
View file @
99f1e918
...
...
@@ -25,7 +25,7 @@ LIBS := work
LIB_IND
:=
work/.work
simulation
:
modelsim.ini $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ)
:
modelsim.ini
$(VERILOG_OBJ)
:
modelsim.ini
$(VHDL_OBJ)
:
$(LIB_IND) modelsim.ini
modelsim.ini
:
$(MODELSIM_INI_PATH)/modelsim.ini
...
...
@@ -35,7 +35,7 @@ work/.work:
work/gate/.gate_vhdl
:
../files/gate.vhdl
vcom
$(VCOM_FLAGS)
-work
work
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
# USER SIM COMMANDS
...
...
testsuite/004msim/Makefile.ref
View file @
99f1e918
...
...
@@ -25,7 +25,7 @@ LIBS := work
LIB_IND
:=
work/.work
simulation
:
modelsim.ini $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ)
:
modelsim.ini
$(VERILOG_OBJ)
:
modelsim.ini
$(VHDL_OBJ)
:
$(LIB_IND) modelsim.ini
modelsim.ini
:
$(MODELSIM_INI_PATH)/modelsim.ini
...
...
@@ -35,7 +35,7 @@ work/.work:
work/gate/.gate_vhdl
:
../files/gate.vhdl
vcom
$(VCOM_FLAGS)
-work
work
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
# USER SIM COMMANDS
...
...
testsuite/008ghdl/Makefile.ref
View file @
99f1e918
...
...
@@ -25,13 +25,13 @@ simulation: $(VERILOG_OBJ) $(VHDL_OBJ)
work/gate/.gate_vhdl
:
../files/gate.vhdl
$(GHDL)
-a
--work
=
work
$(GHDL_OPT)
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
work/gate3/.gate3_vhd
:
../files/gate3.vhd
\
work/gate/.gate_vhdl
$(GHDL)
-a
--work
=
work
$(GHDL_OPT)
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
# USER SIM COMMANDS
...
...
testsuite/010isim/Makefile.ref
View file @
99f1e918
...
...
@@ -41,7 +41,7 @@ work/.work:
work/gate3_tb/.gate3_tb_v
:
../files/gate3_tb.v ../files/gate3.vhd
vlogcomp
-work
work
=
./work
$(VLOGCOMP_FLAGS)
-i
../files
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
...
...
testsuite/012icarus/Makefile.ref
View file @
99f1e918
...
...
@@ -26,7 +26,7 @@ include_dirs:
work/gate2/.gate2_v
:
../files/gate2.v
echo
$<
>>
run.command
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
# USER SIM COMMANDS
...
...
testsuite/017riviera/Makefile.ref
View file @
99f1e918
...
...
@@ -24,7 +24,7 @@ LIBS := work
LIB_IND
:=
work/.work
simulation
:
$(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ)
:
$(VERILOG_OBJ)
:
$(VHDL_OBJ)
:
$(LIB_IND)
work/.work
:
...
...
@@ -32,7 +32,7 @@ work/.work:
work/gate/.gate_vhdl
:
../files/gate.vhdl
vcom
$(VCOM_FLAGS)
-work
work
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
# USER SIM COMMANDS
...
...
testsuite/019vsim/Makefile.ref
View file @
99f1e918
...
...
@@ -19,7 +19,7 @@ simulation: $(VERILOG_OBJ) $(VHDL_OBJ)
work/gate/.gate_vhdl
:
../files/gate.vhdl
xvhdl
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
# USER SIM COMMANDS
...
...
testsuite/024vlog_parser/Makefile.ref
View file @
99f1e918
...
...
@@ -25,7 +25,7 @@ LIBS := work
LIB_IND
:=
work/.work
simulation
:
modelsim.ini $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ)
:
modelsim.ini
$(VERILOG_OBJ)
:
modelsim.ini
$(VHDL_OBJ)
:
$(LIB_IND) modelsim.ini
modelsim.ini
:
$(MODELSIM_INI_PATH)/modelsim.ini
...
...
@@ -36,7 +36,7 @@ work/.work:
work/vlog/.vlog_v
:
vlog.v
\
macros.v
vlog
-work
work
$(VLOG_FLAGS)
$(INCLUDE_DIRS)
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
# USER SIM COMMANDS
...
...
testsuite/025vlog_parser/Makefile.ref
View file @
99f1e918
...
...
@@ -25,7 +25,7 @@ LIBS := work
LIB_IND
:=
work/.work
simulation
:
modelsim.ini $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ)
:
modelsim.ini
$(VERILOG_OBJ)
:
modelsim.ini
$(VHDL_OBJ)
:
$(LIB_IND) modelsim.ini
modelsim.ini
:
$(MODELSIM_INI_PATH)/modelsim.ini
...
...
@@ -36,7 +36,7 @@ work/.work:
work/vlog/.vlog_v
:
vlog.v
\
inc/macros.v
vlog
-work
work
$(VLOG_FLAGS)
$(INCLUDE_DIRS)
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
# USER SIM COMMANDS
...
...
testsuite/027vhdl_parser/Makefile.ref
View file @
99f1e918
...
...
@@ -27,7 +27,7 @@ LIBS := work
LIB_IND
:=
work/.work
simulation
:
modelsim.ini $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ)
:
modelsim.ini
$(VERILOG_OBJ)
:
modelsim.ini
$(VHDL_OBJ)
:
$(LIB_IND) modelsim.ini
modelsim.ini
:
$(MODELSIM_INI_PATH)/modelsim.ini
...
...
@@ -38,12 +38,12 @@ work/.work:
work/gate/.gate_vhdl
:
gate.vhdl
\
work/pkg/.pkg_vhdl
vcom
$(VCOM_FLAGS)
-work
work
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
work/pkg/.pkg_vhdl
:
pkg.vhdl
vcom
$(VCOM_FLAGS)
-work
work
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
# USER SIM COMMANDS
...
...
testsuite/032manifest_vars/Makefile
View file @
99f1e918
...
...
@@ -25,7 +25,7 @@ LIBS := work
LIB_IND
:=
work/.work
simulation
:
modelsim.ini $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ)
:
modelsim.ini
$(VERILOG_OBJ)
:
modelsim.ini
$(VHDL_OBJ)
:
$(LIB_IND) modelsim.ini
modelsim.ini
:
$(MODELSIM_INI_PATH)/modelsim.ini
...
...
@@ -35,7 +35,7 @@ work/.work:
work/gate/.gate_vhdl
:
../files/gate.vhdl
vcom
$(VCOM_FLAGS)
-work
work
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
# USER SIM COMMANDS
...
...
testsuite/043local_fetch/Makefile.ref
View file @
99f1e918
...
...
@@ -25,7 +25,7 @@ LIBS := work
LIB_IND
:=
work/.work
simulation
:
modelsim.ini $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ)
:
modelsim.ini
$(VERILOG_OBJ)
:
modelsim.ini
$(VHDL_OBJ)
:
$(LIB_IND) modelsim.ini
modelsim.ini
:
$(MODELSIM_INI_PATH)/modelsim.ini
...
...
@@ -35,7 +35,7 @@ work/.work:
work/gate/.gate_vhdl
:
../files/gate.vhdl
vcom
$(VCOM_FLAGS)
-work
work
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
# USER SIM COMMANDS
...
...
testsuite/044files_dir/Makefile.ref
View file @
99f1e918
...
...
@@ -25,7 +25,7 @@ LIBS := work
LIB_IND
:=
work/.work
simulation
:
modelsim.ini $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ)
:
modelsim.ini
$(VERILOG_OBJ)
:
modelsim.ini
$(VHDL_OBJ)
:
$(LIB_IND) modelsim.ini
modelsim.ini
:
$(MODELSIM_INI_PATH)/modelsim.ini
...
...
@@ -35,7 +35,7 @@ work/.work:
work/gate/.gate_vhdl
:
../files/gate.vhdl
vcom
$(VCOM_FLAGS)
-work
work
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
# USER SIM COMMANDS
...
...
testsuite/045incl_makefile/Makefile.ref
View file @
99f1e918
...
...
@@ -27,7 +27,7 @@ LIBS := work
LIB_IND
:=
work/.work
simulation
:
modelsim.ini $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ)
:
modelsim.ini
$(VERILOG_OBJ)
:
modelsim.ini
$(VHDL_OBJ)
:
$(LIB_IND) modelsim.ini
modelsim.ini
:
$(MODELSIM_INI_PATH)/modelsim.ini
...
...
@@ -37,7 +37,7 @@ work/.work:
work/gate/.gate_vhdl
:
../files/gate.vhdl
vcom
$(VCOM_FLAGS)
-work
work
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
# USER SIM COMMANDS
...
...
testsuite/046incl_makefiles/Makefile.ref
View file @
99f1e918
...
...
@@ -28,7 +28,7 @@ LIBS := work
LIB_IND
:=
work/.work
simulation
:
modelsim.ini $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ)
:
modelsim.ini
$(VERILOG_OBJ)
:
modelsim.ini
$(VHDL_OBJ)
:
$(LIB_IND) modelsim.ini
modelsim.ini
:
$(MODELSIM_INI_PATH)/modelsim.ini
...
...
@@ -38,7 +38,7 @@ work/.work:
work/gate/.gate_vhdl
:
../files/gate.vhdl
vcom
$(VCOM_FLAGS)
-work
work
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
# USER SIM COMMANDS
...
...
testsuite/052svlog_parser/Makefile.ref
View file @
99f1e918
...
...
@@ -27,7 +27,7 @@ LIBS := work
LIB_IND
:=
work/.work
simulation
:
modelsim.ini $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ)
:
modelsim.ini
$(VERILOG_OBJ)
:
modelsim.ini
$(VHDL_OBJ)
:
$(LIB_IND) modelsim.ini
modelsim.ini
:
$(MODELSIM_INI_PATH)/modelsim.ini
...
...
@@ -37,13 +37,13 @@ work/.work:
work/pkg/.pkg_sv
:
pkg.sv
vlog
-work
work
$(VLOG_FLAGS)
-sv
$(INCLUDE_DIRS)
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
work/vlog/.vlog_sv
:
vlog.sv
\
work/pkg/.pkg_sv
vlog
-work
work
$(VLOG_FLAGS)
-sv
$(INCLUDE_DIRS)
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
# USER SIM COMMANDS
...
...
testsuite/057msim_windows/Makefile.ref
View file @
99f1e918
...
...
@@ -25,7 +25,7 @@ LIBS := work
LIB_IND
:=
work
\.
work
simulation
:
modelsim.ini $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ)
:
modelsim.ini
$(VERILOG_OBJ)
:
modelsim.ini
$(VHDL_OBJ)
:
$(LIB_IND) modelsim.ini
modelsim.ini
:
$(MODELSIM_INI_PATH)/modelsim.ini
...
...
@@ -35,7 +35,7 @@ work\.work:
work/gate/.gate_vhdl
:
../files/gate.vhdl
vcom
$(VCOM_FLAGS)
-work
work
$<
@
mkdir
$
(
dir
$@
)
&&
type
nul
>>
$@
@
mkdir
$
(
dir
$@
)
&&
type
nul
>>
$@
# USER SIM COMMANDS
...
...
testsuite/060isim_windows/Makefile.ref
View file @
99f1e918
...
...
@@ -41,7 +41,7 @@ work\.work:
work/gate3_tb/.gate3_tb_v
:
../files/gate3_tb.v ../files/gate3.vhd
vlogcomp
-work
work
=
.
\w
ork
$(VLOGCOMP_FLAGS)
-i
../files
$<
@
mkdir
$
(
dir
$@
)
&&
type
nul
>>
$@
@
mkdir
$
(
dir
$@
)
&&
type
nul
>>
$@
...
...
testsuite/061err_nobin/Makefile.ref
View file @
99f1e918
...
...
@@ -41,7 +41,7 @@ work/.work:
work/gate3_tb/.gate3_tb_v
:
../files/gate3_tb.v ../files/gate3.vhd
vlogcomp
-work
work
=
./work
$(VLOGCOMP_FLAGS)
-i
../files
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
...
...
testsuite/076extra_modules/Makefile.ref
View file @
99f1e918
...
...
@@ -25,7 +25,7 @@ LIBS := work
LIB_IND
:=
work/.work
simulation
:
modelsim.ini $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ)
:
modelsim.ini
$(VERILOG_OBJ)
:
modelsim.ini
$(VHDL_OBJ)
:
$(LIB_IND) modelsim.ini
modelsim.ini
:
$(MODELSIM_INI_PATH)/modelsim.ini
...
...
@@ -35,7 +35,7 @@ work/.work:
work/gate_tb/.gate_tb_v
:
../files/gate_tb.v
vlog
-work
work
$(VLOG_FLAGS)
$(INCLUDE_DIRS)
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
# USER SIM COMMANDS
...
...
testsuite/079err_vlg_macro/Makefile.ref
View file @
99f1e918
...
...
@@ -25,7 +25,7 @@ LIBS := work
LIB_IND
:=
work/.work
simulation
:
modelsim.ini $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ)
:
modelsim.ini
$(VERILOG_OBJ)
:
modelsim.ini
$(VHDL_OBJ)
:
$(LIB_IND) modelsim.ini
modelsim.ini
:
$(MODELSIM_INI_PATH)/modelsim.ini
...
...
@@ -35,7 +35,7 @@ work/.work:
work/vlog/.vlog_v
:
vlog.v
vlog
-work
work
$(VLOG_FLAGS)
$(INCLUDE_DIRS)
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
# USER SIM COMMANDS
...
...
testsuite/081vlog_ifdef_elsif_else/Makefile.ref
View file @
99f1e918
...
...
@@ -27,7 +27,7 @@ LIBS := work
LIB_IND
:=
work/.work
simulation
:
modelsim.ini $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ)
:
modelsim.ini
$(VERILOG_OBJ)
:
modelsim.ini
$(VHDL_OBJ)
:
$(LIB_IND) modelsim.ini
modelsim.ini
:
$(MODELSIM_INI_PATH)/modelsim.ini
...
...
@@ -37,13 +37,13 @@ work/.work:
work/mod_a/.mod_a_v
:
mod_a.v
vlog
-work
work
$(VLOG_FLAGS)
$(INCLUDE_DIRS)
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
work/vlog/.vlog_v
:
vlog.v
\
work/mod_a/.mod_a_v
vlog
-work
work
$(VLOG_FLAGS)
$(INCLUDE_DIRS)
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
# USER SIM COMMANDS
...
...
testsuite/083icarus_include/Makefile.ref
View file @
99f1e918
...
...
@@ -28,7 +28,7 @@ include_dirs:
work/vlog/.vlog_v
:
vlog.v
\
inc/macros.v
echo
$<
>>
run.command
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
# USER SIM COMMANDS
...
...
testsuite/087many_modules/Makefile.ref
View file @
99f1e918
...
...
@@ -25,7 +25,7 @@ LIBS := work
LIB_IND
:=
work/.work
simulation
:
modelsim.ini $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ)
:
modelsim.ini
$(VERILOG_OBJ)
:
modelsim.ini
$(VHDL_OBJ)
:
$(LIB_IND) modelsim.ini
modelsim.ini
:
$(MODELSIM_INI_PATH)/modelsim.ini
...
...
@@ -35,7 +35,7 @@ work/.work:
work/gate/.gate_vhdl
:
../files/gate.vhdl
vcom
$(VCOM_FLAGS)
-work
work
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
# USER SIM COMMANDS
...
...
testsuite/088bad_file_abs/Makefile.ref
View file @
99f1e918
...
...
@@ -25,7 +25,7 @@ LIBS := work
LIB_IND
:=
work/.work
simulation
:
modelsim.ini $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ)
:
modelsim.ini
$(VERILOG_OBJ)
:
modelsim.ini
$(VHDL_OBJ)
:
$(LIB_IND) modelsim.ini
modelsim.ini
:
$(MODELSIM_INI_PATH)/modelsim.ini
...
...
@@ -35,7 +35,7 @@ work/.work:
work/gate/.gate_vhdl
:
../files/gate.vhdl
vcom
$(VCOM_FLAGS)
-work
work
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
# USER SIM COMMANDS
...
...
testsuite/091library/Makefile.ref
View file @
99f1e918
...
...
@@ -27,7 +27,7 @@ LIBS := sublib work
LIB_IND
:=
sublib/.sublib work/.work
simulation
:
modelsim.ini $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ)
:
modelsim.ini
$(VERILOG_OBJ)
:
modelsim.ini
$(VHDL_OBJ)
:
$(LIB_IND) modelsim.ini
modelsim.ini
:
$(MODELSIM_INI_PATH)/modelsim.ini
...
...
@@ -41,12 +41,12 @@ work/.work:
work/gate3/.gate3_vhd
:
gate3.vhd
\
sublib/gate/.gate_vhdl
vcom
$(VCOM_FLAGS)
-work
work
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
sublib/gate/.gate_vhdl
:
../files/gate.vhdl
vcom
$(VCOM_FLAGS)
-work
sublib
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
# USER SIM COMMANDS
...
...
testsuite/093multi_sat/Makefile.ref
View file @
99f1e918
...
...
@@ -29,7 +29,7 @@ LIBS := work
LIB_IND
:=
work/.work
simulation
:
modelsim.ini $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ)
:
modelsim.ini
$(VERILOG_OBJ)
:
modelsim.ini
$(VHDL_OBJ)
:
$(LIB_IND) modelsim.ini
modelsim.ini
:
$(MODELSIM_INI_PATH)/modelsim.ini
...
...
@@ -40,20 +40,20 @@ work/.work:
work/lgate/.lgate_vhdl
:
lgate.vhdl
\
work/gate/.gate_vhdl
vcom
$(VCOM_FLAGS)
-work
work
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
work/gate/.gate_vhdl
:
../files/gate.vhdl
\
work/lgate/.lgate_vhdl
vcom
$(VCOM_FLAGS)
-work
work
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
work/gate3/.gate3_vhd
:
../files/gate3.vhd
\
work/lgate/.lgate_vhdl
\
work/gate/.gate_vhdl
vcom
$(VCOM_FLAGS)
-work
work
$<
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
@
mkdir
-p
$
(
dir
$@
)
&&
touch
$@
# USER SIM COMMANDS
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment