Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
H
Hdlmake
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
15
Issues
15
List
Board
Labels
Milestones
Merge Requests
4
Merge Requests
4
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Hdlmake
Commits
9d12aab0
Commit
9d12aab0
authored
Mar 12, 2017
by
Javier D. Garcia-Lasheras
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Add project as an optional synthesis stage in the Makefile
parent
d659370c
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
8 additions
and
23 deletions
+8
-23
make_syn.py
hdlmake/tools/make_syn.py
+8
-23
No files found.
hdlmake/tools/make_syn.py
View file @
9d12aab0
...
...
@@ -99,9 +99,9 @@ endif
def
makefile_syn_tcl
(
self
):
"""Create the Makefile TCL dictionary for the selected tool"""
command_list
=
[
"create"
,
"open"
,
"save"
,
"close"
,
"synthesize"
,
"translate"
,
"map"
,
"par"
,
"bitstream"
]
"
project"
,
"
synthesize"
,
"translate"
,
"map"
,
"par"
,
"bitstream"
]
for
command
in
command_list
:
if
not
self
.
_tcl_controls
[
command
]
==
""
:
if
command
in
self
.
_tcl_controls
:
self
.
writeln
(
"""
\
define TCL_{1}
{0}
...
...
@@ -120,29 +120,14 @@ export TCL_{1}
def
makefile_syn_build
(
self
):
"""Generate the synthesis Makefile targets for handling design build"""
stage_previous
=
"project"
stage_list
=
[
"synthesize"
,
"translate"
,
"map"
,
"par"
,
"bitstream"
]
self
.
writeln
(
"""
\
project.tcl:
\t\t
echo "$$TCL_CREATE" > $@
\t\t
echo "$$TCL_FILES" >> $@
\t\t
echo "$$TCL_SAVE" >> $@
\t\t
echo "$$TCL_CLOSE" >> $@
project: project.tcl
\t\t
$(SYN_PRE_PROJECT_CMD)
\t\t
$(TCL_INTERPRETER) $@.tcl
\t\t
$(SYN_POST_PROJECT_CMD)
\t\t
touch $@
"""
)
stage_previous
=
""
stage_list
=
[
"project"
,
"synthesize"
,
"translate"
,
"map"
,
"par"
,
"bitstream"
]
for
stage
in
stage_list
:
if
not
self
.
_tcl_controls
[
stage
]
==
""
:
if
stage
in
self
.
_tcl_controls
:
self
.
writeln
(
"""
\
{0}.tcl:
\t\t
echo "$$TCL_OPEN" > $@
\t\t
echo "$$TCL_{2}" >> $@
\t\t
echo "$$TCL_SAVE" >> $@
\t\t
echo "$$TCL_CLOSE" >> $@
\t\t
echo "$$TCL_{2}" > $@
{0}: {1} {0}.tcl
\t\t
$(SYN_PRE_{2}_CMD)
...
...
@@ -157,7 +142,7 @@ project: project.tcl
stage_list
=
[
"project"
,
"synthesize"
,
"translate"
,
"map"
,
"par"
,
"bitstream"
]
for
stage
in
stage_list
:
if
not
self
.
_tcl_controls
.
get
(
stage
)
==
""
:
if
stage
in
self
.
_tcl_controls
:
self
.
writeln
(
"""
\
SYN_PRE_{0}_CMD := {1}
SYN_POST_{0}_CMD := {2}
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment