Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
H
Hdlmake
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
15
Issues
15
List
Board
Labels
Milestones
Merge Requests
4
Merge Requests
4
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Hdlmake
Commits
c7033901
Commit
c7033901
authored
Oct 19, 2021
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Adjust baselines after previous commit
parent
584d0162
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
12 additions
and
12 deletions
+12
-12
Makefile.ref
testsuite/006ahdl/Makefile.ref
+3
-3
Makefile.ref
testsuite/060isim_windows/Makefile.ref
+8
-8
test_all.py
testsuite/test_all.py
+1
-1
No files found.
testsuite/006ahdl/Makefile.ref
View file @
c7033901
...
...
@@ -11,12 +11,12 @@ local: sim_pre_cmd simulation sim_post_cmd
VERILOG_SRC
:=
../files/gate2.v
\
../files/gatesv_tb.sv
\
VERILOG_OBJ
:=
work
/gate2/
.gate2_v
\
work
/gatesv_tb/
.gatesv_tb_sv
\
VERILOG_OBJ
:=
work
\g
ate2
\
.
gate2_v
\
work
\g
atesv_tb
\
.
gatesv_tb_sv
\
VHDL_SRC
:=
../files/gate.vhdl
\
VHDL_OBJ
:=
work
/gate/
.gate_vhdl
\
VHDL_OBJ
:=
work
\g
ate
\
.
gate_vhdl
\
simulation
:
echo
# Active-HDL command file, generated by HDLMake > run.command
...
...
testsuite/060isim_windows/Makefile.ref
View file @
c7033901
...
...
@@ -15,13 +15,13 @@ local: sim_pre_cmd simulation sim_post_cmd
VERILOG_SRC
:=
../files/gate3_tb.v
\
VERILOG_OBJ
:=
work
/gate3_tb/
.gate3_tb_v
\
VERILOG_OBJ
:=
work
\g
ate3_tb
\
.
gate3_tb_v
\
VHDL_SRC
:=
../files/gate.vhdl
\
../files/gate3.vhd
\
VHDL_OBJ
:=
work
/gate/
.gate_vhdl
\
work
/gate3/
.gate3_vhd
\
VHDL_OBJ
:=
work
\g
ate
\
.
gate_vhdl
\
work
\g
ate3
\
.
gate3_vhd
\
LIBS
:=
work
LIB_IND
:=
work
\.
work
...
...
@@ -40,19 +40,19 @@ fuse:
work\.work
:
(
mkdir
work
&&
type
nul
>>
work
\.
work
&&
echo
work
=
work
>>
xilinxsim.ini
)
||
del /s /q /f work
work
/gate/
.gate_vhdl
:
../files/gate.vhdl
work
\gate\
.gate_vhdl
:
../files/gate.vhdl
vhpcomp
$(VHPCOMP_FLAGS)
-work
work
=
.
\w
ork
$<
@
mkdir
$
(
dir
$@
)
&&
type
nul
>>
$@
work
/gate3/
.gate3_vhd
:
../files/gate3.vhd
\
work
/gate/
.gate_vhdl
work
\gate3\
.gate3_vhd
:
../files/gate3.vhd
\
work
\g
ate
\
.
gate_vhdl
vhpcomp
$(VHPCOMP_FLAGS)
-work
work
=
.
\w
ork
$<
@
mkdir
$
(
dir
$@
)
&&
type
nul
>>
$@
work
/gate3_tb/
.gate3_tb_v
:
../files/gate3_tb.v
\
work
/gate3/
.gate3_vhd
work
\gate3_tb\
.gate3_tb_v
:
../files/gate3_tb.v
\
work
\g
ate3
\
.
gate3_vhd
vlogcomp
-work
work
=
.
\w
ork
$(VLOGCOMP_FLAGS)
-i
../files
$<
@
mkdir
$
(
dir
$@
)
&&
type
nul
>>
$@
...
...
testsuite/test_all.py
View file @
c7033901
...
...
@@ -111,7 +111,7 @@ def test_noact():
hdlmake
.
main
.
hdlmake
([
'list-files'
])
hdlmake
.
main
.
hdlmake
([
'list-mods'
,
'--with-files'
])
def
test_ahdl
():
def
test_ahdl
006
():
run_compare
(
path
=
"006ahdl"
,
my_os
=
'windows'
)
def
test_diamond
():
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment