Skip to content

H
Hdlmake
Commit eb10004a authored by Tristan Gingold's avatar Tristan Gingold
Browse files
Options

fix incorrect check.

parent 8ba02666
Hide whitespace changes
Inline Side-by-side
Showing with 2 additions and 2 deletions
hdlmake/tools/make_sim.py
View file @ eb10004a
......@@ -13,9 +13,9 @@ from hdlmake.srcfile import VerilogFile, VHDLFile, SVFile
def _check_simulation_manifest(manifest_dict):
"""Check if the simulation keys are provided by the top manifest"""
if not manifest_dict["sim_top"]:
if manifest_dict.get("sim_top") is None:
raise Exception("sim_top variable must be set in the top manifest.")
if not manifest_dict["sim_tool"]:
if manifest_dict.get("sim_tool") is None:
raise Exception("sim_tool variable must be set in the top manifest.")
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment