-
William Kamp authored
Make verilog instantiations of vhdl modules and IP ignore the library when checking the dependency relation. An experiment.
3ca3557f
Name |
Last commit
|
Last update |
---|---|---|
docs | ||
hdlmake | ||
tests/counter | ||
testsuite | ||
.gitattributes | ||
.gitignore | ||
COPYING | ||
MANIFEST.in | ||
ez_setup.py | ||
setup.py |