-
David Cussans authored
Comissioning boards. * Took pictures of assembled boards. * Exported netlist from Circuit schematic. * Changed clocks to be 31.25MHz IPBus clock. * General tidying. Unfortunately, latest design doesn't respond to "ping".... git-svn-id: https://svn2.phy.bris.ac.uk/svn/uob-hep-pc049a/trunk@29 e1591323-3689-4d5a-aa31-d1a7cbdc5706
b31f50a2
Name |
Last commit
|
Last update |
---|---|---|
.. | ||
bom | ||
cfg_package | ||
cfg_pic | ||
cfg_verilog | ||
cfg_vhdl | ||
packaged | ||
physical | ||
sch_1 |