-
kblantos authored
Addition of 125MHz extra clock from SVEC PLL in order to be able to handle higher SPI clock frequency. Simulation and build OK. HW test needed
c27ee562
Addition of 125MHz extra clock from SVEC PLL in order to be able to handle higher SPI clock frequency. Simulation and build OK. HW test needed