Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
M
Mock Turtle
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
1
Issues
1
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Mock Turtle
Commits
fc47e0f9
Commit
fc47e0f9
authored
Jul 20, 2018
by
Dimitris Lampridis
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
hdl: remove DAC signals from t_mt_timing_if record. Not used by anything in MT
parent
9aa2045d
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
0 additions
and
4 deletions
+0
-4
mock_turtle_pkg.vhd
hdl/rtl/mock_turtle_pkg.vhd
+0
-4
No files found.
hdl/rtl/mock_turtle_pkg.vhd
View file @
fc47e0f9
...
...
@@ -35,8 +35,6 @@ package mock_turtle_pkg is
type
t_mt_timing_if
is
record
link_up
:
std_logic
;
dac_value
:
std_logic_vector
(
23
downto
0
);
dac_wr
:
std_logic
;
time_valid
:
std_logic
;
tai
:
std_logic_vector
(
39
downto
0
);
cycles
:
std_logic_vector
(
27
downto
0
);
...
...
@@ -45,8 +43,6 @@ package mock_turtle_pkg is
constant
c_DUMMY_MT_TIMING
:
t_mt_timing_if
:
=
(
link_up
=>
'0'
,
dac_value
=>
(
others
=>
'0'
),
dac_wr
=>
'0'
,
time_valid
=>
'0'
,
tai
=>
(
others
=>
'0'
),
cycles
=>
(
others
=>
'0'
),
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment