added internal reset that would be activated for few cycles after the reprogramming of the fpga