Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
S
Simple PCIe FMC carrier SPEC
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
50
Issues
50
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Simple PCIe FMC carrier SPEC
Commits
6e3d23eb
Commit
6e3d23eb
authored
Jul 17, 2019
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
spec golden: adjust generics.
parent
a10b838b
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
7 additions
and
6 deletions
+7
-6
spec_golden_wr.vhd
hdl/top/golden_wr/spec_golden_wr.vhd
+7
-6
No files found.
hdl/top/golden_wr/spec_golden_wr.vhd
View file @
6e3d23eb
...
@@ -162,12 +162,13 @@ architecture top of spec_golden_wr is
...
@@ -162,12 +162,13 @@ architecture top of spec_golden_wr is
begin
begin
inst_template
:
entity
work
.
spec_template_wr
inst_template
:
entity
work
.
spec_template_wr
generic
map
(
generic
map
(
g_with_vic
=>
True
,
g_WITH_VIC
=>
True
,
g_with_onewire
=>
False
,
g_WITH_ONEWIRE
=>
False
,
g_with_spi
=>
False
,
g_WITH_SPI
=>
False
,
g_WITH_DDR
=>
False
,
g_WITH_DDR
=>
False
,
g_dpram_initf
=>
g_dpram_initf
,
g_WITH_WR
=>
True
,
g_simulation
=>
g_simulation
g_dpram_initf
=>
g_dpram_initf
,
g_simulation
=>
g_simulation
)
)
port
map
(
port
map
(
clk_125m_pllref_p_i
=>
clk_125m_pllref_p_i
,
clk_125m_pllref_p_i
=>
clk_125m_pllref_p_i
,
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment