• Federico Vaga's avatar
    sw:drv: wait for DDR calibration with timeout · 15f9aa0a
    Federico Vaga authored
    In the following commit we have added a 1ms delay before checking the
    DDR calibration status. We thought it to be enough, but it is not. On
    some designs the calibration takes more time.
    
    commit 2647a65e ("sw:drv: add delay before checking DDR status")
    
    This patch polls for the DDR calibration status and waits until it is
    complete or the timeout expires. The timeout is set to 1s, if it happens
    it is really a bad sign, and it should not be considered acceptable.
    Signed-off-by: Federico Vaga's avatarFederico Vaga <federico.vaga@cern.ch>
    15f9aa0a
Name
Last commit
Last update
LICENSES Loading commit data...
distribution Loading commit data...
doc Loading commit data...
hdl Loading commit data...
pytest Loading commit data...
software Loading commit data...
.gitignore Loading commit data...
.gitlab-ci.yml Loading commit data...
.gitmodules Loading commit data...
.readthedocs.yaml Loading commit data...
CHANGELOG.rst Loading commit data...
Manifest.py Loading commit data...
README.rst Loading commit data...
common.mk Loading commit data...