Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
S
Simple VME FMC Carrier SVEC
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
14
Issues
14
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Simple VME FMC Carrier SVEC
Commits
137864fe
Commit
137864fe
authored
Jun 15, 2012
by
Matthieu Cattin
Committed by
mcattin
Jun 15, 2012
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Add GTP ports.
parent
1d2df00c
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
90 additions
and
0 deletions
+90
-0
svec_v0_afpga.ucf
hdl/afpga/svec_v0_afpga.ucf
+45
-0
svec_v0_afpga_top.vhd
hdl/afpga/svec_v0_afpga_top.vhd
+45
-0
No files found.
hdl/afpga/svec_v0_afpga.ucf
View file @
137864fe
...
...
@@ -157,6 +157,13 @@ NET "pcbrev_i[0]" LOC = AD20;
#----------------------------------------
# SFP slot
#----------------------------------------
NET "sfprx_123_n_i" LOC = C22;
NET "sfprx_123_p_i" LOC = D22;
NET "sfptx_123_n_o" LOC = A23;
NET "sfptx_123_p_o" LOC = B23;
NET "gtp_ck1_p_i" LOC = B19;
NET "gtp_ck1_n_i" LOC = A19;
NET "wr_los_i" LOC = W25;
NET "wr_moddef0_i" LOC = Y26;
NET "wr_moddef1_o" LOC = Y27;
...
...
@@ -165,6 +172,30 @@ NET "wr_rateselect_o" LOC = W24;
NET "wr_txdisable_o" LOC = AA25;
NET "wr_txfault_i" LOC = AA27;
#----------------------------------------
# SATA connectors
#----------------------------------------
NET "sata1_tx_p_o" LOC = AJ9;
NET "sata1_tx_n_o" LOC = AK9;
NET "sata1_rx_p_i" LOC = AG10;
NET "sata1_rx_n_i" LOC = AH10;
NET "sata0_tx_p_o" LOC = AJ11;
NET "sata0_tx_n_o" LOC = AK11;
NET "sata0_rx_p_i" LOC = AG12;
NET "sata0_rx_n_i" LOC = AH12;
NET "gtp_ck0_p_i" LOC = AJ13;
NET "gtp_ck0_n_i" LOC = AK13;
#----------------------------------------
# PCIe interface (optional)
#----------------------------------------
NET "pcie_tx1_p_o" LOC = B11;
NET "pcie_tx1_n_o" LOC = A11;
NET "pcie_rx1_p_i" LOC = D12;
NET "pcie_rx1_n_i" LOC = C12;
NET "pcie_master_clk_p_i" LOC = D14;
NET "pcie_master_clk_n_i" LOC = C14;
#----------------------------------------
# Clock controls
#----------------------------------------
...
...
@@ -357,6 +388,13 @@ NET "ddr_2_a_o[0]" LOC = D28;
#----------------------------------------
# FMC slot 1
#----------------------------------------
NET "fmc1_gbtclk0m2c_p_i" LOC = B13;
NET "fmc1_gbtclk0m2c_n_i" LOC = A13;
NET "fmc1_dp0m2c_p_i" LOC = D10;
NET "fmc1_dp0m2c_n_i" LOC = C10;
NET "fmc1_dp0c2m_p_o" LOC = B9;
NET "fmc1_dp0c2m_n_o" LOC = A9;
NET "fmc1_pg_c2m_o" LOC = N29;
NET "fmc1_prsntm2c_n_i" LOC = N30;
NET "fmc1_scl_o" LOC = P28;
...
...
@@ -441,6 +479,13 @@ NET "fmc1_la_n_b[0]" LOC = A16;
#----------------------------------------
# FMC slot 2
#----------------------------------------
NET "fmc2_gbtclk0m2c_p_i" LOC = AG18;
NET "fmc2_gbtclk0m2c_n_i" LOC = AH18;
NET "fmc2_dp0m2c_p_i" LOC = AG20;
NET "fmc2_dp0m2c_n_i" LOC = AH20;
NET "fmc2_dp0c2m_p_o" LOC = AJ21;
NET "fmc2_dp0c2m_n_o" LOC = AK21;
NET "fmc2_pg_c2m_o" LOC = AD30;
NET "fmc2_prsntm2c_n_i" LOC = AE29;
NET "fmc2_scl_o" LOC = W29;
...
...
hdl/afpga/svec_v0_afpga_top.vhd
View file @
137864fe
...
...
@@ -114,6 +114,13 @@ entity svec_v0_afpga_top is
------------------------------------------
-- SFP slot
------------------------------------------
sfprx_123_n_i
:
in
std_logic
;
sfprx_123_p_i
:
in
std_logic
;
sfptx_123_n_o
:
out
std_logic
;
sfptx_123_p_o
:
out
std_logic
;
gtp_ck1_p_i
:
in
std_logic
;
gtp_ck1_n_i
:
in
std_logic
;
wr_los_i
:
in
std_logic
;
wr_moddef0_i
:
in
std_logic
;
wr_moddef1_o
:
out
std_logic
;
...
...
@@ -122,6 +129,30 @@ entity svec_v0_afpga_top is
wr_txdisable_o
:
out
std_logic
;
wr_txfault_i
:
in
std_logic
;
------------------------------------------
-- SATA connectors
------------------------------------------
sata1_tx_p_o
:
out
std_logic
;
sata1_tx_n_o
:
out
std_logic
;
sata1_rx_p_i
:
in
std_logic
;
sata1_rx_n_i
:
in
std_logic
;
sata0_tx_p_o
:
out
std_logic
;
sata0_tx_n_o
:
out
std_logic
;
sata0_rx_p_i
:
in
std_logic
;
sata0_rx_n_i
:
in
std_logic
;
gtp_ck0_p_i
:
in
std_logic
;
gtp_ck0_n_i
:
in
std_logic
;
------------------------------------------
-- PCIe interface (optional)
------------------------------------------
pcie_tx1_p_o
:
out
std_logic
;
pcie_tx1_n_o
:
out
std_logic
;
pcie_rx1_p_i
:
in
std_logic
;
pcie_rx1_n_i
:
in
std_logic
;
pcie_master_clk_p_i
:
in
std_logic
;
pcie_master_clk_n_i
:
in
std_logic
;
------------------------------------------
-- Clock controls
------------------------------------------
...
...
@@ -207,6 +238,13 @@ entity svec_v0_afpga_top is
------------------------------------------
-- FMC slot 1
------------------------------------------
fmc1_gbtclk0m2c_p_i
:
in
std_logic
;
fmc1_gbtclk0m2c_n_i
:
in
std_logic
;
fmc1_dp0m2c_p_i
:
in
std_logic
;
fmc1_dp0m2c_n_i
:
in
std_logic
;
fmc1_dp0c2m_p_o
:
out
std_logic
;
fmc1_dp0c2m_n_o
:
out
std_logic
;
fmc1_pg_c2m_o
:
out
std_logic
;
fmc1_prsntm2c_n_i
:
in
std_logic
;
fmc1_scl_o
:
out
std_logic
;
...
...
@@ -225,6 +263,13 @@ entity svec_v0_afpga_top is
------------------------------------------
-- FMC slot 2
------------------------------------------
fmc2_gbtclk0m2c_p_i
:
in
std_logic
;
fmc2_gbtclk0m2c_n_i
:
in
std_logic
;
fmc2_dp0m2c_p_i
:
in
std_logic
;
fmc2_dp0m2c_n_i
:
in
std_logic
;
fmc2_dp0c2m_p_o
:
out
std_logic
;
fmc2_dp0c2m_n_o
:
out
std_logic
;
fmc2_pg_c2m_o
:
out
std_logic
;
fmc2_prsntm2c_n_i
:
in
std_logic
;
fmc2_scl_o
:
out
std_logic
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment