Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
U
urv-core
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
3
Issues
3
List
Board
Labels
Milestones
Merge Requests
2
Merge Requests
2
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
urv-core
Commits
f6f20976
Commit
f6f20976
authored
Sep 12, 2022
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
isa-testsuite: use fetchto
parent
634ce1b1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
3 additions
and
1 deletion
+3
-1
Manifest.py
tb/isa-testsuite/Manifest.py
+3
-1
No files found.
tb/isa-testsuite/Manifest.py
View file @
f6f20976
...
...
@@ -5,9 +5,11 @@ syn_device="xc6slx150t"
action
=
"simulation"
target
=
"xilinx"
include_dirs
=
[
"../../rtl"
,
"../include"
]
fetchto
=
"../../ip_cores"
vcom_opt
=
"-mixedsvvh l"
files
=
[
"main.sv"
];
modules
=
{
"local"
:
[
"../../rtl"
,
"../../ip_cores/general-cores"
]
}
modules
=
{
"local"
:
[
"../../rtl"
],
"git"
:
[
"https://ohwr.org/project/general-cores.git"
]}
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment