Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
V
VME64x core
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
VME64x core
Repository
833193f0e7ee2d0330b428ea051117cc44bd2a9c
Switch branch/tag
vme64x-core
hdl
rtl
xvme64x_bridge_serdes.vhd
Find file
Blame
History
Permalink
rtl: some renaming in bridged mode: master -> SYS(FPGA), slave->APP(FPGA)
· 833193f0
Tomasz Wlostowski
authored
Sep 06, 2021
833193f0
xvme64x_bridge_serdes.vhd
4.73 KB
Edit
Web IDE
Replace xvme64x_bridge_serdes.vhd
×
Attach a file by drag & drop or
click to upload
Commit message
Replace xvme64x_bridge_serdes.vhd
Replace file
Cancel
A new branch will be created in your fork and a new merge request will be started.
