Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
V
VME64x core
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
VME64x core
Commits
2736fdff
Commit
2736fdff
authored
Nov 11, 2019
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Add ghdl support for simple_tb.
parent
a994813b
Show whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
32 additions
and
0 deletions
+32
-0
Manifest.py
hdl/testbench/simple_tb/ghdl/Manifest.py
+11
-0
run_all.sh
hdl/testbench/simple_tb/ghdl/run_all.sh
+21
-0
No files found.
hdl/testbench/simple_tb/ghdl/Manifest.py
0 → 100644
View file @
2736fdff
action
=
"simulation"
sim_tool
=
"ghdl"
sim_top
=
"top_tb"
ghdl_opt
=
"--ieee=synopsys"
# for general-cores
target
=
None
modules
=
{
"local"
:
[
".."
],
}
hdl/testbench/simple_tb/ghdl/run_all.sh
0 → 100755
View file @
2736fdff
#!/bin/sh
set
-e
GHDL
=
${
GHDL
:-
ghdl
}
for
i
in
1 2 3 4 5 6 7 8 9
;
do
echo
echo
"Scenario
$i
"
$GHDL
-r
--ieee
=
synopsys top_tb
-gg_scenario
=
$i
--stop-time
=
5us
--assert-level
=
error |
tee
sim.log
if
[
$?
!=
0
]
;
then
echo
"Simulation failed!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!"
exit
1
fi
# check log
if
!
grep
-q
-F
"end of simulation"
sim.log
;
then
echo
"Simulation failed!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!"
exit
1
fi
done
echo
"OK!"
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment