-
Tom Levens authored
Create a port (rst_n_o) on the top level component which is the combination of the HW resets (rst_n_i and VME_RST_n_i) and the SW reset bit coming from the CR/CSR. Signed-off-by: Tom Levens <tom.levens@cern.ch>
a293bef9
Name |
Last commit
|
Last update |
---|---|---|
documentation | ||
hdl/vme64x-core | ||
LICENSE | ||
Manifest.py | ||
README |