Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
Wishbone slave generator
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
24
Issues
24
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Wishbone slave generator
Repository
51d29598f006eca87279977d01f4f6fc3d9e3f9b
Switch branch/tag
wishbone-gen
wbgen_regbank.lua
Find file
Blame
History
Permalink
wbgen_regbank.lua: avoid clock line assignments causing simulation errors
· 51d29598
Tomasz Wlostowski
authored
Jul 17, 2012
51d29598
wbgen_regbank.lua
29.3 KB
Edit
Web IDE
Replace wbgen_regbank.lua
×
Attach a file by drag & drop or
click to upload
Commit message
Replace wbgen_regbank.lua
Replace file
Cancel
A new branch will be created in your fork and a new merge request will be started.
