Fixed EIC generation bug (invalid VHDL when there is only 1 interrupts), added support for asynchronous FIFOs

git-svn-id: http://svn.ohwr.org/wishbone-gen@14 4537843c-45c2-4d80-8546-c3283569414f