Skip to content

W
Wishbone slave generator
Commit f27c2925 authored by Dimitris Lampridis's avatar Dimitris Lampridis
Browse files
Options

regbank: produce error if a register with WO_RO access is instantiated

parent 640e7b7a
Hide whitespace changes
Inline Side-by-side
Showing with 6 additions and 0 deletions
wbgen2
View file @ f27c2925
...@@ -3179,6 +3179,8 @@ t.extra_code={va(e.."_o",vir("wrdata_reg",t));}; ...@@ -3179,6 +3179,8 @@ t.extra_code={va(e.."_o",vir("wrdata_reg",t));};
t.ackgen_code_pre={va(e.."_load_o",0);}; t.ackgen_code_pre={va(e.."_load_o",0);};
t.ackgen_code={va(e.."_load_o",0);}; t.ackgen_code={va(e.."_load_o",0);};
t.reset_code_main={va(e.."_load_o",0);}; t.reset_code_main={va(e.."_load_o",0);};
elseif(t.access==ACC_WO_RO)then
die("WO-RO type unsupported yet ("..t.name..")");
end end
else else
if(t.access==ACC_RW_RO)then if(t.access==ACC_RW_RO)then
......
wbgen_regbank.lua
View file @ f27c2925
...@@ -377,6 +377,10 @@ function gen_hdl_code_slv(field, reg) ...@@ -377,6 +377,10 @@ function gen_hdl_code_slv(field, reg)
field.ackgen_code_pre = { va(prefix.."_load_o", 0);}; field.ackgen_code_pre = { va(prefix.."_load_o", 0);};
field.ackgen_code = { va(prefix.."_load_o", 0); }; field.ackgen_code = { va(prefix.."_load_o", 0); };
field.reset_code_main = { va(prefix.."_load_o", 0); }; field.reset_code_main = { va(prefix.."_load_o", 0); };
elseif (field.access == ACC_WO_RO) then
die("WO-RO type unsupported yet ("..field.name..")");
end end
else else
-- asynchronous register. Even tougher shit :( -- asynchronous register. Even tougher shit :(
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment