Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
Wishbone slave generator
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
24
Issues
24
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Wishbone slave generator
Issues
#11
Closed
Open
Opened
Aug 25, 2016
by
Jan Pospisil
@jpospisi
Options
Report abuse
New issue
Report abuse
New issue
Memory interface as a record in VHDL
Would be nice to have also memory interface as a record.
Would be nice to have also memory interface as a record.
👍
0
👎
0