Skip to content
GitLab
Explore
Sign in
Projects
White Rabbit core collection
Repository
wr-cores
syn
gsi_pexaria2a
wr_core_demo
pexaria2a_top.qsf
Find file
Blame
History
Permalink
Backport the scu2 design to the pexaria
· cd9960f3
Wesley W. Terpstra
authored
Aug 03, 2012
Add uart over logic analyzer port to exploder and pexaria Fixup PCIe reference clock SDC (100MHz)
cd9960f3