wr_softpll_ng: 'reversed' mode for DDMTDs that does not require DDMTD counters in clk_in domain.
This may fix the WRs locking offsets issue & save a lot of FPGA resources.
Signed-off-by: Grzegorz Daniluk <grzegorz.daniluk@cern.ch>
Showing
Please
register
or
sign in
to comment