Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
White Rabbit core collection
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
30
Issues
30
List
Board
Labels
Milestones
Merge Requests
1
Merge Requests
1
CI / CD
CI / CD
Pipelines
Schedules
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
White Rabbit core collection
Commits
3a404a4d
Commit
3a404a4d
authored
Apr 30, 2012
by
Tomasz Wlostowski
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
wr_endpoint: cleaned up vague assignments to rx_even flag
parent
2e277e2a
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
9 additions
and
4 deletions
+9
-4
ep_sync_detect.vhd
modules/wr_endpoint/ep_sync_detect.vhd
+9
-4
No files found.
modules/wr_endpoint/ep_sync_detect.vhd
View file @
3a404a4d
...
...
@@ -6,7 +6,7 @@
-- Author : Tomasz Wlostowski
-- Company : CERN BE-Co-HT
-- Created : 2010-05-28
-- Last update: 201
1-05
-27
-- Last update: 201
2-04
-27
-- Platform : FPGA-generics
-- Standard : VHDL
-------------------------------------------------------------------------------
...
...
@@ -112,10 +112,11 @@ begin -- behavioral
case
state
is
when
LOSS_OF_SYNC
=>
synced_o
<=
'0'
;
rx_even
<=
not
rx_even
;
if
(
comma
=
'1'
)
then
rx_even
<=
'0'
;
state
<=
COMMA_DETECT_1
;
else
rx_even
<=
not
rx_even
;
end
if
;
when
COMMA_DETECT_1
=>
...
...
@@ -127,12 +128,14 @@ begin -- behavioral
end
if
;
when
ACQUIRE_SYNC_1
=>
rx_even
<=
not
rx_even
;
if
(
cgbad
=
'1'
)
then
state
<=
LOSS_OF_SYNC
;
rx_even
<=
not
rx_even
;
elsif
(
rx_even
=
'1'
and
comma
=
'1'
)
then
rx_even
<=
'0'
;
-- was 1
state
<=
COMMA_DETECT_2
;
else
rx_even
<=
not
rx_even
;
end
if
;
when
COMMA_DETECT_2
=>
...
...
@@ -144,12 +147,14 @@ begin -- behavioral
end
if
;
when
ACQUIRE_SYNC_2
=>
rx_even
<=
not
rx_even
;
if
(
cgbad
=
'1'
)
then
rx_even
<=
not
rx_even
;
state
<=
LOSS_OF_SYNC
;
elsif
(
rx_even
=
'1'
and
comma
=
'1'
)
then
state
<=
COMMA_DETECT_3
;
rx_even
<=
'0'
;
else
rx_even
<=
not
rx_even
;
end
if
;
when
COMMA_DETECT_3
=>
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment