Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
White Rabbit core collection
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
30
Issues
30
List
Board
Labels
Milestones
Merge Requests
2
Merge Requests
2
CI / CD
CI / CD
Pipelines
Schedules
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
White Rabbit core collection
Commits
3ddf7c25
Commit
3ddf7c25
authored
Mar 05, 2012
by
Tomasz Wlostowski
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
modules/wr_endpoint: added g_with_dmtd generic
parent
4313db2e
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
8 additions
and
4 deletions
+8
-4
wr_endpoint.vhd
modules/wr_endpoint/wr_endpoint.vhd
+8
-4
No files found.
modules/wr_endpoint/wr_endpoint.vhd
View file @
3ddf7c25
...
...
@@ -6,7 +6,7 @@
-- Author : Tomasz Wlostowski
-- Company : CERN BE-Co-HT
-- Created : 2010-04-26
-- Last update: 2012-0
1-26
-- Last update: 2012-0
2-09
-- Platform : FPGA-generics
-- Standard : VHDL
-------------------------------------------------------------------------------
...
...
@@ -47,15 +47,16 @@ entity wr_endpoint is
g_address_granularity
:
t_wishbone_address_granularity
:
=
WORD
;
g_tx_force_gap_length
:
integer
:
=
0
;
g_simulation
:
boolean
:
=
false
;
g_pcs_16bit
:
boolean
:
=
fals
e
;
g_pcs_16bit
:
boolean
:
=
tru
e
;
g_rx_buffer_size
:
integer
:
=
1024
;
g_with_rx_buffer
:
boolean
:
=
true
;
g_with_flow_control
:
boolean
:
=
true
;
g_with_timestamper
:
boolean
:
=
true
;
g_with_dpi_classifier
:
boolean
:
=
tru
e
;
g_with_dpi_classifier
:
boolean
:
=
fals
e
;
g_with_vlans
:
boolean
:
=
true
;
g_with_rtu
:
boolean
:
=
true
;
g_with_leds
:
boolean
:
=
true
g_with_leds
:
boolean
:
=
true
;
g_with_dmtd
:
boolean
:
=
false
);
port
(
...
...
@@ -832,6 +833,7 @@ begin
-- DMTD phase meter
------------------------------------------------------------------------------
gen_with_dmtd
:
if
(
g_with_dmtd
)
generate
U_DMTD
:
dmtd_phase_meas
generic
map
(
g_counter_bits
=>
14
,
...
...
@@ -876,6 +878,8 @@ begin
end
if
;
end
process
;
end
generate
gen_with_dmtd
;
dvalid_tx
<=
snk_cyc_i
and
snk_stb_i
;
dvalid_rx
<=
src_out
.
cyc
and
src_out
.
stb
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment