Commit 47a5d869 authored by Maciej Lipinski's avatar Maciej Lipinski Committed by Grzegorz Daniluk

[tb/wrpc] bugfix of main top

- the connection of rx/tx to PHY was wrong, there was (very likely
  unintentional) a loop between tx and rx of PHY.
- since there is the (intentional) loop between sink and source of
  wrpc, frames sent by WRPC SW (LM32) were looping endlessly.
parent 8431e79d
......@@ -154,8 +154,8 @@ module main;
.phy_tx_disparity_i (phy_tx_disparity),
.phy_tx_enc_err_i (phy_tx_enc_err),
.phy_rx_rbclk_i (clk_ref),
.phy_rx_data_i (phy_tx_data),
.phy_rx_k_i (phy_tx_k),
.phy_rx_data_i (phy_rx_data),
.phy_rx_k_i (phy_rx_k),
.phy_rx_enc_err_i (phy_rx_enc_err),
.phy_rx_bitslide_i (phy_rx_bitslide),
.phy_rst_o (phy_rst),
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment