Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
White Rabbit core collection
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
30
Issues
30
List
Board
Labels
Milestones
Merge Requests
1
Merge Requests
1
CI / CD
CI / CD
Pipelines
Schedules
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
White Rabbit core collection
Commits
93ce8d1f
Commit
93ce8d1f
authored
Mar 07, 2017
by
Dimitris Lampridis
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
board: rename WB slave port, to be consistent across all boards
parent
b60c3bb0
Hide whitespace changes
Inline
Side-by-side
Showing
6 changed files
with
15 additions
and
15 deletions
+15
-15
wr_board_pkg.vhd
board/common/wr_board_pkg.vhd
+2
-2
xwrc_board_common.vhd
board/common/xwrc_board_common.vhd
+3
-3
wrc_board_spec.vhd
board/spec/wrc_board_spec.vhd
+1
-1
xwrc_board_spec.vhd
board/spec/xwrc_board_spec.vhd
+3
-3
xwrc_board_svec.vhd
board/svec/xwrc_board_svec.vhd
+3
-3
xwrc_board_vfchd.vhd
board/vfchd/xwrc_board_vfchd.vhd
+3
-3
No files found.
board/common/wr_board_pkg.vhd
View file @
93ce8d1f
...
...
@@ -124,8 +124,8 @@ package wr_board_pkg is
owr_pwren_o
:
out
std_logic_vector
(
1
downto
0
);
owr_en_o
:
out
std_logic_vector
(
1
downto
0
);
owr_i
:
in
std_logic_vector
(
1
downto
0
)
:
=
(
others
=>
'1'
);
slave_i
:
in
t_wishbone_slave_in
:
=
cc_dummy_slave_in
;
slave_o
:
out
t_wishbone_slave_out
;
wb_slave_i
:
in
t_wishbone_slave_in
:
=
cc_dummy_slave_in
;
wb_slave_o
:
out
t_wishbone_slave_out
;
aux_master_o
:
out
t_wishbone_master_out
;
aux_master_i
:
in
t_wishbone_master_in
:
=
cc_dummy_master_in
;
wrf_src_o
:
out
t_wrf_source_out
;
...
...
board/common/xwrc_board_common.vhd
View file @
93ce8d1f
...
...
@@ -7,7 +7,7 @@
-- Author(s) : Dimitrios Lampridis <dimitrios.lampridis@cern.ch>
-- Company : CERN (BE-CO-HT)
-- Created : 2017-02-22
-- Last update: 2017-0
2-22
-- Last update: 2017-0
3-07
-- Standard : VHDL'93
-------------------------------------------------------------------------------
-- Description: Wrapper for WR PTP core with common features shared between
...
...
@@ -156,8 +156,8 @@ entity xwrc_board_common is
---------------------------------------------------------------------------
--External WB interface
---------------------------------------------------------------------------
slave_i
:
in
t_wishbone_slave_in
:
=
cc_dummy_slave_in
;
slave_o
:
out
t_wishbone_slave_out
;
wb_
slave_i
:
in
t_wishbone_slave_in
:
=
cc_dummy_slave_in
;
wb_
slave_o
:
out
t_wishbone_slave_out
;
aux_master_o
:
out
t_wishbone_master_out
;
aux_master_i
:
in
t_wishbone_master_in
:
=
cc_dummy_master_in
;
...
...
board/spec/wrc_board_spec.vhd
View file @
93ce8d1f
...
...
@@ -7,7 +7,7 @@
-- Author(s) : Grzegorz Daniluk <grzegorz.daniluk@cern.ch>
-- Company : CERN (BE-CO-HT)
-- Created : 2016-02-17
-- Last update: 2017-0
2-22
-- Last update: 2017-0
3-07
-- Standard : VHDL'93
-------------------------------------------------------------------------------
-- Description: Top-level wrapper for WR PTP core including all the modules
...
...
board/spec/xwrc_board_spec.vhd
View file @
93ce8d1f
...
...
@@ -7,7 +7,7 @@
-- Author(s) : Grzegorz Daniluk <grzegorz.daniluk@cern.ch>
-- Company : CERN (BE-CO-HT)
-- Created : 2017-02-17
-- Last update: 2017-0
2-22
-- Last update: 2017-0
3-07
-- Standard : VHDL'93
-------------------------------------------------------------------------------
-- Description: Top-level wrapper for WR PTP core including all the modules
...
...
@@ -436,8 +436,8 @@ begin -- architecture struct
owr_pwren_o
=>
open
,
owr_en_o
=>
onewire_en
,
owr_i
=>
onewire_in
,
slave_i
=>
wb_slave_i
,
slave_o
=>
wb_slave_o
,
wb_slave_i
=>
wb_slave_i
,
wb_slave_o
=>
wb_slave_o
,
wrf_src_o
=>
wrf_src_o
,
wrf_src_i
=>
wrf_src_i
,
wrf_snk_o
=>
wrf_snk_o
,
...
...
board/svec/xwrc_board_svec.vhd
View file @
93ce8d1f
...
...
@@ -7,7 +7,7 @@
-- Author(s) : Dimitrios Lampridis <dimitrios.lampridis@cern.ch>
-- Company : CERN (BE-CO-HT)
-- Created : 2017-02-16
-- Last update: 2017-0
2-20
-- Last update: 2017-0
3-07
-- Standard : VHDL'93
-------------------------------------------------------------------------------
-- Description: Top-level wrapper for WR PTP core including all the modules
...
...
@@ -451,8 +451,8 @@ begin -- architecture struct
owr_pwren_o
=>
open
,
owr_en_o
=>
onewire_en
,
owr_i
=>
onewire_in
,
slave_i
=>
wb_slave_i
,
slave_o
=>
wb_slave_o
,
wb_slave_i
=>
wb_slave_i
,
wb_slave_o
=>
wb_slave_o
,
wrf_src_o
=>
wrf_src_o
,
wrf_src_i
=>
wrf_src_i
,
wrf_snk_o
=>
wrf_snk_o
,
...
...
board/vfchd/xwrc_board_vfchd.vhd
View file @
93ce8d1f
...
...
@@ -7,7 +7,7 @@
-- Author(s) : Dimitrios Lampridis <dimitrios.lampridis@cern.ch>
-- Company : CERN (BE-CO-HT)
-- Created : 2016-07-26
-- Last update: 2017-03-0
6
-- Last update: 2017-03-0
7
-- Standard : VHDL'93
-------------------------------------------------------------------------------
-- Description: Top-level wrapper for WR PTP core including all the modules
...
...
@@ -431,8 +431,8 @@ begin -- architecture struct
owr_pwren_o
=>
open
,
owr_en_o
=>
onewire_en
,
owr_i
=>
onewire_in
,
slave_i
=>
wb_slave_i
,
slave_o
=>
wb_slave_o
,
wb_slave_i
=>
wb_slave_i
,
wb_slave_o
=>
wb_slave_o
,
wrf_src_o
=>
wrf_src_o
,
wrf_src_i
=>
wrf_src_i
,
wrf_snk_o
=>
wrf_snk_o
,
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment