Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
White Rabbit core collection
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
30
Issues
30
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Schedules
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
White Rabbit core collection
Commits
a18fc58c
Commit
a18fc58c
authored
Aug 14, 2011
by
Tomasz Wlostowski
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
simulation models: prefixed 'old' endpoint registers with OLD_ to avoid naming conflicts
parent
d95deed8
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
104 additions
and
104 deletions
+104
-104
old_endpoint_regs.v
sim/old_endpoint_regs.v
+104
-104
No files found.
sim/old_endpoint_regs.v
View file @
a18fc58c
`define
ADDR_EP_ECR
8'h0
`define
EP_ECR_PORTID_OFFSET 0
`define
EP_ECR_PORTID 32
'
h0000001f
`define
EP_ECR_RST_CNT_OFFSET 5
`define
EP_ECR_RST_CNT 32
'
h00000020
`define
EP_ECR_TX_EN_FRA_OFFSET 6
`define
EP_ECR_TX_EN_FRA 32
'
h00000040
`define
EP_ECR_RX_EN_FRA_OFFSET 7
`define
EP_ECR_RX_EN_FRA 32
'
h00000080
`define
ADDR_EP_TSCR 8
'
h4
`define
EP_TSCR_EN_TXTS_OFFSET 0
`define
EP_TSCR_EN_TXTS 32
'
h00000001
`define
EP_TSCR_EN_RXTS_OFFSET 1
`define
EP_TSCR_EN_RXTS 32
'
h00000002
`define
EP_TSCR_CS_START_OFFSET 2
`define
EP_TSCR_CS_START 32
'
h00000004
`define
EP_TSCR_CS_DONE_OFFSET 3
`define
EP_TSCR_CS_DONE 32
'
h00000008
`define
ADDR_EP_RFCR 8
'
h8
`define
EP_RFCR_A_RUNT_OFFSET 0
`define
EP_RFCR_A_RUNT 32
'
h00000001
`define
EP_RFCR_A_GIANT_OFFSET 1
`define
EP_RFCR_A_GIANT 32
'
h00000002
`define
EP_RFCR_A_HP_OFFSET 2
`define
EP_RFCR_A_HP 32
'
h00000004
`define
EP_RFCR_A_FRAG_OFFSET 3
`define
EP_RFCR_A_FRAG 32
'
h00000008
`define
EP_RFCR_QMODE_OFFSET 4
`define
EP_RFCR_QMODE 32
'
h00000030
`define
EP_RFCR_FIX_PRIO_OFFSET 6
`define
EP_RFCR_FIX_PRIO 32
'
h00000040
`define
EP_RFCR_PRIO_VAL_OFFSET 8
`define
EP_RFCR_PRIO_VAL 32
'
h00000700
`define
EP_RFCR_VID_VAL_OFFSET 16
`define
EP_RFCR_VID_VAL 32
'
h0fff0000
`define
ADDR_EP_FCR 8
'
hc
`define
EP_FCR_RXPAUSE_OFFSET 0
`define
EP_FCR_RXPAUSE 32
'
h00000001
`define
EP_FCR_TXPAUSE_OFFSET 1
`define
EP_FCR_TXPAUSE 32
'
h00000002
`define
EP_FCR_TX_THR_OFFSET 8
`define
EP_FCR_TX_THR 32
'
h0000ff00
`define
EP_FCR_TX_QUANTA_OFFSET 16
`define
EP_FCR_TX_QUANTA 32
'
hffff0000
`define
ADDR_EP_MACH 8
'
h10
`define
ADDR_EP_MACL 8
'
h14
`define
ADDR_EP_DMCR 8
'
h18
`define
EP_DMCR_EN_OFFSET 0
`define
EP_DMCR_EN 32
'
h00000001
`define
EP_DMCR_N_AVG_OFFSET 16
`define
EP_DMCR_N_AVG 32
'
h0fff0000
`define
ADDR_EP_DMSR 8
'
h1c
`define
EP_DMSR_PS_VAL_OFFSET 0
`define
EP_DMSR_PS_VAL 32
'
h00ffffff
`define
EP_DMSR_PS_RDY_OFFSET 24
`define
EP_DMSR_PS_RDY 32
'
h01000000
`define
ADDR_EP_MDIO_CR 8
'
h20
`define
EP_MDIO_CR_DATA_OFFSET 0
`define
EP_MDIO_CR_DATA 32
'
h0000ffff
`define
EP_MDIO_CR_ADDR_OFFSET 16
`define
EP_MDIO_CR_ADDR 32
'
h00ff0000
`define
EP_MDIO_CR_RW_OFFSET 31
`define
EP_MDIO_CR_RW 32
'
h80000000
`define
ADDR_EP_MDIO_SR 8
'
h24
`define
EP_MDIO_SR_RDATA_OFFSET 0
`define
EP_MDIO_SR_RDATA 32
'
h0000ffff
`define
EP_MDIO_SR_READY_OFFSET 31
`define
EP_MDIO_SR_READY 32
'
h80000000
`define
ADDR_EP_IDCODE 8
'
h28
`define
ADDR_EP_DSR 8
'
h2c
`define
EP_DSR_LSTATUS_OFFSET 0
`define
EP_DSR_LSTATUS 32
'
h00000001
`define
EP_DSR_LACT_OFFSET 1
`define
EP_DSR_LACT 32
'
h00000002
`define
ADDR_EP_AFCR 8
'
h30
`define
EP_AFCR_ENABLE_OFFSET 0
`define
EP_AFCR_ENABLE 32
'
h00000001
`define
EP_AFCR_RULE_SEL_OFFSET 1
`define
EP_AFCR_RULE_SEL 32
'
h0000000e
`define
EP_AFCR_MATRIX_ADDR_OFFSET 4
`define
EP_AFCR_MATRIX_ADDR 32
'
h00000ff0
`define
EP_AFCR_MATRIX_DATA_OFFSET 12
`define
EP_AFCR_MATRIX_DATA 32
'
h000ff000
`define
EP_AFCR_MATRIX_WRITE_P_OFFSET 20
`define
EP_AFCR_MATRIX_WRITE_P 32
'
h00100000
`define
ADDR_EP_AFR0 8
'
h34
`define
EP_AFR0_DMAC_EN_OFFSET 0
`define
EP_AFR0_DMAC_EN 32
'
h00000001
`define
EP_AFR0_VID_EN_OFFSET 1
`define
EP_AFR0_VID_EN 32
'
h00000002
`define
EP_AFR0_ETYPE_EN_OFFSET 2
`define
EP_AFR0_ETYPE_EN 32
'
h00000004
`define
EP_AFR0_VID_OFFSET 3
`define
EP_AFR0_VID 32
'
h00007ff8
`define
ADDR_EP_AFR1 8
'
h38
`define
EP_AFR1_DMAC_LO_OFFSET 0
`define
EP_AFR1_DMAC_LO 32
'
hffffffff
`define
ADDR_EP_AFR2 8
'
h3c
`define
EP_AFR2_DMAC_HI_OFFSET 0
`define
EP_AFR2_DMAC_HI 32
'
h0000ffff
`define
EP_AFR2_ETYPE_OFFSET 16
`define
EP_AFR2_ETYPE 32
'
hffff0000
`define
BASE_EP_RMON_RAM 8
'
h80
`define
SIZE_EP_RMON_RAM 32
'
h20
`define
OLD_
ADDR_EP_ECR
8'h0
`define
OLD_
EP_ECR_PORTID_OFFSET 0
`define
OLD_
EP_ECR_PORTID 32
'
h0000001f
`define
OLD_
EP_ECR_RST_CNT_OFFSET 5
`define
OLD_
EP_ECR_RST_CNT 32
'
h00000020
`define
OLD_
EP_ECR_TX_EN_FRA_OFFSET 6
`define
OLD_
EP_ECR_TX_EN_FRA 32
'
h00000040
`define
OLD_
EP_ECR_RX_EN_FRA_OFFSET 7
`define
OLD_
EP_ECR_RX_EN_FRA 32
'
h00000080
`define
OLD_
ADDR_EP_TSCR 8
'
h4
`define
OLD_
EP_TSCR_EN_TXTS_OFFSET 0
`define
OLD_
EP_TSCR_EN_TXTS 32
'
h00000001
`define
OLD_
EP_TSCR_EN_RXTS_OFFSET 1
`define
OLD_
EP_TSCR_EN_RXTS 32
'
h00000002
`define
OLD_
EP_TSCR_CS_START_OFFSET 2
`define
OLD_
EP_TSCR_CS_START 32
'
h00000004
`define
OLD_
EP_TSCR_CS_DONE_OFFSET 3
`define
OLD_
EP_TSCR_CS_DONE 32
'
h00000008
`define
OLD_
ADDR_EP_RFCR 8
'
h8
`define
OLD_
EP_RFCR_A_RUNT_OFFSET 0
`define
OLD_
EP_RFCR_A_RUNT 32
'
h00000001
`define
OLD_
EP_RFCR_A_GIANT_OFFSET 1
`define
OLD_
EP_RFCR_A_GIANT 32
'
h00000002
`define
OLD_
EP_RFCR_A_HP_OFFSET 2
`define
OLD_
EP_RFCR_A_HP 32
'
h00000004
`define
OLD_
EP_RFCR_A_FRAG_OFFSET 3
`define
OLD_
EP_RFCR_A_FRAG 32
'
h00000008
`define
OLD_
EP_RFCR_QMODE_OFFSET 4
`define
OLD_
EP_RFCR_QMODE 32
'
h00000030
`define
OLD_
EP_RFCR_FIX_PRIO_OFFSET 6
`define
OLD_
EP_RFCR_FIX_PRIO 32
'
h00000040
`define
OLD_
EP_RFCR_PRIO_VAL_OFFSET 8
`define
OLD_
EP_RFCR_PRIO_VAL 32
'
h00000700
`define
OLD_
EP_RFCR_VID_VAL_OFFSET 16
`define
OLD_
EP_RFCR_VID_VAL 32
'
h0fff0000
`define
OLD_
ADDR_EP_FCR 8
'
hc
`define
OLD_
EP_FCR_RXPAUSE_OFFSET 0
`define
OLD_
EP_FCR_RXPAUSE 32
'
h00000001
`define
OLD_
EP_FCR_TXPAUSE_OFFSET 1
`define
OLD_
EP_FCR_TXPAUSE 32
'
h00000002
`define
OLD_
EP_FCR_TX_THR_OFFSET 8
`define
OLD_
EP_FCR_TX_THR 32
'
h0000ff00
`define
OLD_
EP_FCR_TX_QUANTA_OFFSET 16
`define
OLD_
EP_FCR_TX_QUANTA 32
'
hffff0000
`define
OLD_
ADDR_EP_MACH 8
'
h10
`define
OLD_
ADDR_EP_MACL 8
'
h14
`define
OLD_
ADDR_EP_DMCR 8
'
h18
`define
OLD_
EP_DMCR_EN_OFFSET 0
`define
OLD_
EP_DMCR_EN 32
'
h00000001
`define
OLD_
EP_DMCR_N_AVG_OFFSET 16
`define
OLD_
EP_DMCR_N_AVG 32
'
h0fff0000
`define
OLD_
ADDR_EP_DMSR 8
'
h1c
`define
OLD_
EP_DMSR_PS_VAL_OFFSET 0
`define
OLD_
EP_DMSR_PS_VAL 32
'
h00ffffff
`define
OLD_
EP_DMSR_PS_RDY_OFFSET 24
`define
OLD_
EP_DMSR_PS_RDY 32
'
h01000000
`define
OLD_
ADDR_EP_MDIO_CR 8
'
h20
`define
OLD_
EP_MDIO_CR_DATA_OFFSET 0
`define
OLD_
EP_MDIO_CR_DATA 32
'
h0000ffff
`define
OLD_
EP_MDIO_CR_ADDR_OFFSET 16
`define
OLD_
EP_MDIO_CR_ADDR 32
'
h00ff0000
`define
OLD_
EP_MDIO_CR_RW_OFFSET 31
`define
OLD_
EP_MDIO_CR_RW 32
'
h80000000
`define
OLD_
ADDR_EP_MDIO_SR 8
'
h24
`define
OLD_
EP_MDIO_SR_RDATA_OFFSET 0
`define
OLD_
EP_MDIO_SR_RDATA 32
'
h0000ffff
`define
OLD_
EP_MDIO_SR_READY_OFFSET 31
`define
OLD_
EP_MDIO_SR_READY 32
'
h80000000
`define
OLD_
ADDR_EP_IDCODE 8
'
h28
`define
OLD_
ADDR_EP_DSR 8
'
h2c
`define
OLD_
EP_DSR_LSTATUS_OFFSET 0
`define
OLD_
EP_DSR_LSTATUS 32
'
h00000001
`define
OLD_
EP_DSR_LACT_OFFSET 1
`define
OLD_
EP_DSR_LACT 32
'
h00000002
`define
OLD_
ADDR_EP_AFCR 8
'
h30
`define
OLD_
EP_AFCR_ENABLE_OFFSET 0
`define
OLD_
EP_AFCR_ENABLE 32
'
h00000001
`define
OLD_
EP_AFCR_RULE_SEL_OFFSET 1
`define
OLD_
EP_AFCR_RULE_SEL 32
'
h0000000e
`define
OLD_
EP_AFCR_MATRIX_ADDR_OFFSET 4
`define
OLD_
EP_AFCR_MATRIX_ADDR 32
'
h00000ff0
`define
OLD_
EP_AFCR_MATRIX_DATA_OFFSET 12
`define
OLD_
EP_AFCR_MATRIX_DATA 32
'
h000ff000
`define
OLD_
EP_AFCR_MATRIX_WRITE_P_OFFSET 20
`define
OLD_
EP_AFCR_MATRIX_WRITE_P 32
'
h00100000
`define
OLD_
ADDR_EP_AFR0 8
'
h34
`define
OLD_
EP_AFR0_DMAC_EN_OFFSET 0
`define
OLD_
EP_AFR0_DMAC_EN 32
'
h00000001
`define
OLD_
EP_AFR0_VID_EN_OFFSET 1
`define
OLD_
EP_AFR0_VID_EN 32
'
h00000002
`define
OLD_
EP_AFR0_ETYPE_EN_OFFSET 2
`define
OLD_
EP_AFR0_ETYPE_EN 32
'
h00000004
`define
OLD_
EP_AFR0_VID_OFFSET 3
`define
OLD_
EP_AFR0_VID 32
'
h00007ff8
`define
OLD_
ADDR_EP_AFR1 8
'
h38
`define
OLD_
EP_AFR1_DMAC_LO_OFFSET 0
`define
OLD_
EP_AFR1_DMAC_LO 32
'
hffffffff
`define
OLD_
ADDR_EP_AFR2 8
'
h3c
`define
OLD_
EP_AFR2_DMAC_HI_OFFSET 0
`define
OLD_
EP_AFR2_DMAC_HI 32
'
h0000ffff
`define
OLD_
EP_AFR2_ETYPE_OFFSET 16
`define
OLD_
EP_AFR2_ETYPE 32
'
hffff0000
`define
OLD_
BASE_EP_RMON_RAM 8
'
h80
`define
OLD_
SIZE_EP_RMON_RAM 32
'
h20
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment