Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
White Rabbit core collection
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
30
Issues
30
List
Board
Labels
Milestones
Merge Requests
1
Merge Requests
1
CI / CD
CI / CD
Pipelines
Schedules
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
White Rabbit core collection
Commits
b35d0eb3
Commit
b35d0eb3
authored
Nov 14, 2018
by
Tomasz Wlostowski
Committed by
Grzegorz Daniluk
Aug 30, 2019
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
wr_gtx_phy_lp: fixed early link detection FSM
parent
74e929a1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
17 additions
and
15 deletions
+17
-15
gtx_comma_detect_lp.vhd
...r_gtp_phy/virtex6-low-phase-drift/gtx_comma_detect_lp.vhd
+17
-15
No files found.
platform/xilinx/wr_gtp_phy/virtex6-low-phase-drift/gtx_comma_detect_lp.vhd
View file @
b35d0eb3
...
...
@@ -27,7 +27,7 @@ architecture rtl of gtx_comma_detect_lp is
type
t_state
is
(
SYNC_LOST
,
SYNC_CHECK
,
SYNC_ACQUIRED
);
constant
c_IDLE_LENGTH_UP
:
integer
:
=
4
0
;
constant
c_IDLE_LENGTH_UP
:
integer
:
=
50
0
;
constant
c_IDLE_LENGTH_LOSS
:
integer
:
=
1000
;
constant
c_COMMA_SHIFT_WE_WANT
:
std_logic_vector
(
6
downto
0
)
:
=
"0110000"
;
...
...
@@ -88,11 +88,11 @@ architecture rtl of gtx_comma_detect_lp is
begin
gen1
:
if
g_id
=
0
generate
--chipscope_icon_1 : chipscope_icon
gen1
:
if
g_id
=
5
generate
--
chipscope_icon_1 : chipscope_icon
-- port map (
-- CONTROL0 => CONTROL);
--chipscope_ila_1 : chipscope_ila
--
chipscope_ila_1 : chipscope_ila
-- port map (
-- CONTROL => CONTROL,
-- CLK => clk_rx_i,
...
...
@@ -101,14 +101,15 @@ begin
-- TRIG2 => TRIG2,
-- TRIG3 => TRIG3);
--trig0 (19 downto 0) <= rx_data_raw_i;
--trig1 (19 downto 0) <= comma_found;
--trig0(20) <= comma_pos_valid;
--trig0(21) <= link_up;
--trig0(22) <= link_aligned;
--trig2(15 downto 0) <= rx_data_i;
--trig2(17 downto 16) <= rx_k_i;
--trig2(18) <= rx_error_i;
trig0
(
19
downto
0
)
<=
rx_data_raw_i
;
trig1
(
19
downto
0
)
<=
comma_found
;
trig0
(
20
)
<=
comma_pos_valid
;
trig0
(
21
)
<=
link_up
;
trig0
(
22
)
<=
link_aligned
;
trig2
(
15
downto
0
)
<=
rx_data_i
;
trig2
(
17
downto
16
)
<=
rx_k_i
;
trig2
(
18
)
<=
rx_error_i
;
trig3
(
15
downto
0
)
<=
std_logic_vector
(
cnt
);
end
generate
gen1
;
...
...
@@ -159,11 +160,12 @@ begin
when
SYNC_CHECK
=>
if
comma_pos
=
first_comma
and
comma_pos_valid
=
'1'
then
if
cnt
<
2
*
c_IDLE_LENGTH_UP
then
cnt
<=
cnt
+
4
;
end
if
;
cnt
<=
cnt
+
4
;
elsif
cnt
>
0
then
cnt
<=
cnt
-
1
;
if
cnt
=
1
then
state
<=
SYNC_LOST
;
end
if
;
end
if
;
if
cnt
>=
c_IDLE_LENGTH_UP
then
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment