Skip to content

W
White Rabbit core collection
Commit bb0658b7 authored by Wesley W. Terpstra's avatar Wesley W. Terpstra
Browse files
Options

Missing pin assignment: FPGA reset pin

parent a580fc1d
Hide whitespace changes
Inline Side-by-side
Showing with 3 additions and 0 deletions
syn/gsi_scu2/wr_core_demo/scu2.qsf
View file @ bb0658b7
......@@ -925,4 +925,7 @@ set_global_assignment -name QIP_FILE ddr3.qip
set_global_assignment -name QIP_FILE ../../../platform/altera/ddr3/ddr3_mem.qip
set_global_assignment -name VHDL_FILE ../../../platform/altera/ddr3/ddr3_mem_pkg.vhd
set_global_assignment -name VHDL_FILE ../../../platform/altera/ddr3/ddr3_mem_example_top_save.vhd
set_location_assignment PIN_AF3 -to nFPGA_Res_Out
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to nFPGA_Res_Out
set_global_assignment -name MISC_FILE "/home/terpstra/white-rabbit/wr-cores/syn/gsi_scu2/wr_core_demo/scu2.dpf"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
\ No newline at end of file
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment