wrsw_txtsu: moved t_txtsu_timestamp structure definition to endpoint_pkg in wr_endpoint (wr-hdl)

c52f2236 · Tomasz Wlostowski · Grzegorz Daniluk · 89b446bc · c52f2236 · c52f2236
Commit c52f2236 authored Jul 31, 2012 by Tomasz Wlostowski Committed by Grzegorz Daniluk Mar 11, 2019
Hide whitespace changes
Inline Side-by-side

Showing with 4 additions and 11 deletions

wrsw_txtsu_pkg.vhd modules/wrsw_txtsu/wrsw_txtsu_pkg.vhd +2 -10

xwrsw_txtsu.vhd modules/wrsw_txtsu/xwrsw_txtsu.vhd +2 -1

No files found.
--- a/modules/wrsw_txtsu/wrsw_txtsu_pkg.vhd
+++ b/modules/wrsw_txtsu/wrsw_txtsu_pkg.vhd
@@ -3,14 +3,6 @@ use ieee.std_logic_1164.all;

 package wrsw_txtsu_pkg is

-  type t_txtsu_timestamp is record
-    stb       : std_logic;
-    tsval     : std_logic_vector(31 downto 0);
-    port_id   : std_logic_vector(5 downto 0);
-    frame_id  : std_logic_vector(15 downto 0);
-    incorrect : std_logic;
-  end record;
-
-  type t_txtsu_timestamp_array is array(integer range <>) of t_txtsu_timestamp;
-
+-- t_txtsu_timestamp was here, but now it's moved to wr_endpoint_pkg.
+  
 end wrsw_txtsu_pkg;
--- a/modules/wrsw_txtsu/xwrsw_txtsu.vhd
+++ b/modules/wrsw_txtsu/xwrsw_txtsu.vhd
@@ -6,7 +6,7 @@
 -- Author     : Tomasz Wlostowski
 -- Company    : CERN BE-Co-HT
 -- Created    : 2010-04-26
-- Last update: 2012-07-12
+-- Last update: 2012-07-31
 -- Platform   : FPGA-generic
 -- Standard   : VHDL
 -------------------------------------------------------------------------------
@@ -38,6 +38,7 @@ use ieee.numeric_std.all;
 library work;

 use work.wishbone_pkg.all;
+use work.endpoint_pkg.all;
 use work.wrsw_txtsu_pkg.all;

 entity xwrsw_tx_tsu is