Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
White Rabbit core collection
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
30
Issues
30
List
Board
Labels
Milestones
Merge Requests
1
Merge Requests
1
CI / CD
CI / CD
Pipelines
Schedules
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
White Rabbit core collection
Commits
d279047e
Commit
d279047e
authored
Mar 29, 2016
by
Wesley W. Terpstra
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
eca: update package use of all pipelined adders
parent
49de4844
Hide whitespace changes
Inline
Side-by-side
Showing
4 changed files
with
6 additions
and
6 deletions
+6
-6
eca_adder.vhd
modules/wr_eca/eca_adder.vhd
+1
-2
eca_offset.vhd
modules/wr_eca/eca_offset.vhd
+1
-2
eca_wr_time.vhd
modules/wr_eca/eca_wr_time.vhd
+1
-2
sim.sh
modules/wr_eca/sim.sh
+3
-0
No files found.
modules/wr_eca/eca_adder.vhd
View file @
d279047e
...
...
@@ -29,8 +29,7 @@ library ieee;
use
ieee
.
std_logic_1164
.
all
;
use
ieee
.
numeric_std
.
all
;
use
work
.
wishbone_pkg
.
all
;
use
work
.
eca_pkg
.
all
;
use
work
.
eca_internals_pkg
.
all
;
-- Expects registers for inputs. Async outputs.
-- c1_o is available after 1 cycle (2 once registered)
...
...
modules/wr_eca/eca_offset.vhd
View file @
d279047e
...
...
@@ -28,8 +28,7 @@ library ieee;
use
ieee
.
std_logic_1164
.
all
;
use
ieee
.
numeric_std
.
all
;
use
work
.
wishbone_pkg
.
all
;
use
work
.
eca_pkg
.
all
;
use
work
.
eca_internals_pkg
.
all
;
-- Expects registers for inputs. Async outputs.
-- c1_o is available after 1 cycle (2 once registered)
...
...
modules/wr_eca/eca_wr_time.vhd
View file @
d279047e
...
...
@@ -28,8 +28,7 @@ library ieee;
use
ieee
.
std_logic_1164
.
all
;
use
ieee
.
numeric_std
.
all
;
use
work
.
wishbone_pkg
.
all
;
use
work
.
eca_pkg
.
all
;
use
work
.
eca_internals_pkg
.
all
;
entity
eca_wr_time
is
port
(
...
...
modules/wr_eca/sim.sh
View file @
d279047e
...
...
@@ -27,6 +27,9 @@ for i in \
eca_tag_channel_tb.vhd
\
eca_channel.vhd
\
eca_channel_tb.vhd
\
eca_adder.vhd
\
eca_offset.vhd
\
eca_wr_time.vhd
\
eca_walker.vhd
\
eca_search.vhd
\
eca_tb.vhd
;
\
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment