-
Andela Kostic authored
In wrpc-v5, LM32 is replaced by RISC-V. Hence, the new compiled WRPC software for the simulation is added (wrc.bram file). Also, the size of the RAM used by the WRPC software is increased. The testbench sets hdl_testbench structure used for communication with the software. The simulation works with ModelSim.
06d5a438
| Name |
Last commit
|
Last update |
|---|---|---|
| bin | ||
| board | ||
| ip_cores | ||
| modules | ||
| platform | ||
| sim | ||
| syn | ||
| testbench | ||
| top | ||
| .gitignore | ||
| .gitlab-ci.yml | ||
| .gitmodules | ||
| Manifest.py |