-
Maciej Lipinski authored
It seems that pll_aux_locked is in clk_sys clock domain. When synthesising cute for BTrain I had timing errors in the 10MHz generation process. This commit fixes the timing issues.
4e70a456
Name |
Last commit
|
Last update |
---|---|---|
.. | ||
Manifest.py | ||
wr_cute_pkg.vhd | ||
xwrc_board_cute.vhd |